登录
首页 » Verilog » uart_vivado

uart_vivado

于 2020-10-17 发布
0 272
下载积分: 1 下载次数: 2

代码说明:

说明:  UART 收发模块,可移植,编程平台为vivado(uart communication transceiver module, portable)

文件列表:

uart_vivado\.Xil, 0 , 2020-10-16
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\elab.rtd, 245094 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\comm_uart.tcl, 3974 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\dupFiles.rpt, 92 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\fifo_stub.v, 606 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\wave, 0 , 2020-09-09
uart_vivado\uart.cache, 0 , 2020-10-16
uart_vivado\uart.cache\compile_simlib, 0 , 2020-10-15
uart_vivado\uart.cache\compile_simlib\activehdl, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\ies, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\modelsim, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\questa, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\riviera, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\vcs, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\xcelium, 0 , 2020-09-09
uart_vivado\uart.cache\ip, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs\runme.log, 41623 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\65e8f602eedd5c50.xci, 26690 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo.dcp, 65661 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.v, 102348 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.vhdl, 150229 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.v, 1575 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.vhdl, 1735 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\stats.txt, 115 , 2020-09-09
uart_vivado\uart.cache\wt, 0 , 2020-10-15
uart_vivado\uart.cache\wt\gui_handlers.wdf, 6562 , 2020-10-16
uart_vivado\uart.cache\wt\java_command_handlers.wdf, 1836 , 2020-10-16
uart_vivado\uart.cache\wt\project.wpc, 121 , 2020-10-16
uart_vivado\uart.cache\wt\synthesis.wdf, 5087 , 2020-09-09
uart_vivado\uart.cache\wt\synthesis_details.wdf, 100 , 2020-09-09
uart_vivado\uart.cache\wt\webtalk_pa.xml, 6312 , 2020-10-16
uart_vivado\uart.hw, 0 , 2020-10-16
uart_vivado\uart.hw\hw_1, 0 , 2020-10-15
uart_vivado\uart.hw\hw_1\hw.xml, 1533 , 2020-09-09
uart_vivado\uart.hw\hw_1\layout, 0 , 2020-09-09
uart_vivado\uart.hw\hw_1\wave, 0 , 2020-09-09
uart_vivado\uart.hw\uart.lpr, 343 , 2020-09-09
uart_vivado\uart.ip_user_files, 0 , 2020-10-16
uart_vivado\uart.ip_user_files\ip, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo\fifo.veo, 3361 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo.vho, 3577 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.v, 1494 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.vhdl, 1580 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.v, 596098 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.vhd, 1442389 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\simulation, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\simulation\fifo_generator_vlog_beh.v, 452185 , 2020-09-09
uart_vivado\uart.ip_user_files\README.txt, 130 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\compile.do, 948 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.sh, 4840 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\simulate.do, 317 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\fifo.sh, 5591 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\README.txt, 2097 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\run.f, 766 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\compile.do, 1039 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.sh, 5000 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\simulate.do, 327 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\compile.do, 999 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\elaborate.do, 199 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.sh, 5111 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\simulate.do, 185 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\README.txt, 3236 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\compile.do, 934 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.sh, 4837 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\README.txt, 2156 , 2020-09-09

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pv1 (1)
    说明:  pv implementation in matlab
    2019-03-12 22:13:25下载
    积分:1
  • l3_slide_decisiontheory_classifier.pdf
    说明:  classifier for machine learning
    2020-06-24 12:00:02下载
    积分:1
  • c++printprinthelp
    c++不错的打印模块,可用于c打印方面的设计-c++printprinthelp
    2023-04-15 11:30:03下载
    积分:1
  • Programming-Assignment-Sharp2
    Write a program to solve the systems of linear equations by Gaussian elimination with scaled row pivoting, including the factorization phase and the solution phase. Report the LU matrices as well as the solution in the conclusion.
    2012-03-17 21:08:51下载
    积分:1
  • SPIFI
    用于恩智浦spifi的外部flash的调用及使用(for NXP extern flash)
    2019-03-13 16:20:29下载
    积分:1
  • ANN-for-NSL-KDD-master
    An ANN for network intrusion detection. Dataset is the NSL-KDD. Also using PCA for feature reduction.
    2020-07-03 03:00:02下载
    积分:1
  • HoughLines
    说明:  平台基于visual studio 2015,使用opencv实现霍夫变换检测直线(Implementing Hough Transform)
    2020-06-20 05:20:02下载
    积分:1
  • ourdev_660114J15GI7
    该方案采用AD2S1205解码芯片构建了旋变位置解码系统,并设计了相应的硬件电路、软件解码程序,搭建了旋变解码测试系统。实验结果表明,方案所设计的旋变位置解码电路合理,信号时序正确,能够输出稳定可靠的位置信号。(The scheme uses AD2S1205 decoding chip to construct the spin position decoding system. The corresponding hardware circuit and software decoding program are designed, and the spin decoding test system is built. The experimental results show that the rotary position decoding circuit designed in the scheme is reasonable, the signal timing is correct, and the stable and reliable position signal can be output.)
    2019-04-19 13:11:20下载
    积分:1
  • DMM-VISA
    说明:  利用Visa接口与Keithley2000万用表通信,LabVIEW编程(Interface with the use of Visa communications Keithley2000 multimeter, LabVIEW Programming)
    2021-03-24 18:59:15下载
    积分:1
  • i2c_bus
    I2C总线协议,对学习及如何使用I2C协议进行模拟开发有一定的帮助(I2C bus protocol on learning and how to use the I2C protocol to simulate the development of a certain degree of help)
    2008-07-30 15:21:35下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载