登录
首页 » Verilog » uart_vivado

uart_vivado

于 2020-10-17 发布
0 293
下载积分: 1 下载次数: 2

代码说明:

说明:  UART 收发模块,可移植,编程平台为vivado(uart communication transceiver module, portable)

文件列表:

uart_vivado\.Xil, 0 , 2020-10-16
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\elab.rtd, 245094 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\comm_uart.tcl, 3974 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\dupFiles.rpt, 92 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\fifo_stub.v, 606 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\wave, 0 , 2020-09-09
uart_vivado\uart.cache, 0 , 2020-10-16
uart_vivado\uart.cache\compile_simlib, 0 , 2020-10-15
uart_vivado\uart.cache\compile_simlib\activehdl, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\ies, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\modelsim, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\questa, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\riviera, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\vcs, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\xcelium, 0 , 2020-09-09
uart_vivado\uart.cache\ip, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs\runme.log, 41623 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\65e8f602eedd5c50.xci, 26690 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo.dcp, 65661 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.v, 102348 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.vhdl, 150229 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.v, 1575 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.vhdl, 1735 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\stats.txt, 115 , 2020-09-09
uart_vivado\uart.cache\wt, 0 , 2020-10-15
uart_vivado\uart.cache\wt\gui_handlers.wdf, 6562 , 2020-10-16
uart_vivado\uart.cache\wt\java_command_handlers.wdf, 1836 , 2020-10-16
uart_vivado\uart.cache\wt\project.wpc, 121 , 2020-10-16
uart_vivado\uart.cache\wt\synthesis.wdf, 5087 , 2020-09-09
uart_vivado\uart.cache\wt\synthesis_details.wdf, 100 , 2020-09-09
uart_vivado\uart.cache\wt\webtalk_pa.xml, 6312 , 2020-10-16
uart_vivado\uart.hw, 0 , 2020-10-16
uart_vivado\uart.hw\hw_1, 0 , 2020-10-15
uart_vivado\uart.hw\hw_1\hw.xml, 1533 , 2020-09-09
uart_vivado\uart.hw\hw_1\layout, 0 , 2020-09-09
uart_vivado\uart.hw\hw_1\wave, 0 , 2020-09-09
uart_vivado\uart.hw\uart.lpr, 343 , 2020-09-09
uart_vivado\uart.ip_user_files, 0 , 2020-10-16
uart_vivado\uart.ip_user_files\ip, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo\fifo.veo, 3361 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo.vho, 3577 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.v, 1494 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.vhdl, 1580 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.v, 596098 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.vhd, 1442389 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\simulation, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\simulation\fifo_generator_vlog_beh.v, 452185 , 2020-09-09
uart_vivado\uart.ip_user_files\README.txt, 130 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\compile.do, 948 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.sh, 4840 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\simulate.do, 317 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\fifo.sh, 5591 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\README.txt, 2097 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\run.f, 766 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\compile.do, 1039 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.sh, 5000 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\simulate.do, 327 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\compile.do, 999 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\elaborate.do, 199 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.sh, 5111 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\simulate.do, 185 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\README.txt, 3236 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\compile.do, 934 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.sh, 4837 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\README.txt, 2156 , 2020-09-09

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 矩阵论答案-程云鹏版
    说明:  研究生高等教育教材 矩阵论 程云鹏版课后答案。(On the matrix of postgraduate teaching materials after class answers of Cheng Yunpeng edition.)
    2019-10-23 11:19:32下载
    积分:1
  • VRPTW修改
    车辆路径规划;遗传算法;matlab代码(Vehicle routing problem based on optimum maturation time method)
    2017-11-23 14:12:14下载
    积分:1
  • OV5640_datasheet.pdf
    说明:  OV5640 Datasheet. Easy to understand.
    2019-06-18 09:12:52下载
    积分:1
  • 一个C++的FFT算法的编码…
    its a c++ coding for fft algorithm...
    2022-04-27 18:05:12下载
    积分:1
  • VHDL 函数信号发生器 VHDL 函数信号发生器
    VHDL 函数信号发生器 VHDL 函数信号发生器-VHDL Function Generator VHDL Function Generator
    2023-01-28 10:15:03下载
    积分:1
  • C++ Builder程序员学习数据结构,里面涵盖了所有你要学习的数据结构的所有源码(二叉树、链表、单链表、双链表、红黑树、快速排序、冒泡排序、哈弗曼树、堆、集...
    C++ Builder程序员学习数据结构,里面涵盖了所有你要学习的数据结构的所有源码(二叉树、链表、单链表、双链表、红黑树、快速排序、冒泡排序、哈弗曼树、堆、集合、字典、散列、字典、跳表、图、最短路径、排序。。。。)等等所有数据结构涉及的源码-C++ Builder programmers to learn data structures, which cover all you want to learn all the source data structure (tree, list, single list, double-linked list, a red, black tree, Quick Sort, Bubble Sort, Kazakhstan furman tree, heap, collection, dictionary, hash, dictionary, jump tables, maps, shortest path, and so on 。。。。) sort of all-source data structure!!!
    2023-06-24 18:10:03下载
    积分:1
  • SPI并行Verilog源代码
    SPI to parallel verilog source code
    2022-02-25 10:03:13下载
    积分:1
  • 很多有趣的小程序,对学习C语言有很大的帮助哦 大家一定要
    很多有趣的小程序,对学习C语言有很大的帮助哦 大家一定要-many interesting small program, to learn C language is a great help, oh we must Kankan
    2023-07-26 23:05:03下载
    积分:1
  • SVGNEWGAIGAI
    说明:  静止无功发生器 采用无功检测DQ检测 静止无功发生器又称高压动态无功补偿发生装置,或静止同步补偿器。是指自由换相的电力半导体桥式变流器来进行动态无功补偿的装置。SVG是目前无功功率控制领域内的最佳方案。相对于传统的调相机、电容器电抗器、以晶闸管控制电抗器TCR为主要代表的传统SVC等方式,SVG有着无可比拟的优势。(DQ test for static reactive power generator)
    2020-06-21 15:40:02下载
    积分:1
  • fft
    说明:  通过labview 软件 实现快速傅里叶变换,显示频谱图(The fast Fourier transform is realized by LabVIEW software, and the spectrum diagram is displayed)
    2020-12-03 14:32:47下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载