登录
首页 » Verilog » uart_vivado

uart_vivado

于 2020-10-17 发布
0 265
下载积分: 1 下载次数: 2

代码说明:

说明:  UART 收发模块,可移植,编程平台为vivado(uart communication transceiver module, portable)

文件列表:

uart_vivado\.Xil, 0 , 2020-10-16
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\elab.rtd, 245094 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime, 0 , 2020-10-15
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\comm_uart.tcl, 3974 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\dupFiles.rpt, 92 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\realtime\fifo_stub.v, 606 , 2020-09-09
uart_vivado\.Xil\Vivado-21572-DESKTOP-9EUQTDJ\wave, 0 , 2020-09-09
uart_vivado\uart.cache, 0 , 2020-10-16
uart_vivado\uart.cache\compile_simlib, 0 , 2020-10-15
uart_vivado\uart.cache\compile_simlib\activehdl, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\ies, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\modelsim, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\questa, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\riviera, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\vcs, 0 , 2020-09-09
uart_vivado\uart.cache\compile_simlib\xcelium, 0 , 2020-09-09
uart_vivado\uart.cache\ip, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50.logs\runme.log, 41623 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50, 0 , 2020-10-15
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\65e8f602eedd5c50.xci, 26690 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo.dcp, 65661 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.v, 102348 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_sim_netlist.vhdl, 150229 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.v, 1575 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\fifo_stub.vhdl, 1735 , 2020-09-09
uart_vivado\uart.cache\ip\2018.2\65e8f602eedd5c50\stats.txt, 115 , 2020-09-09
uart_vivado\uart.cache\wt, 0 , 2020-10-15
uart_vivado\uart.cache\wt\gui_handlers.wdf, 6562 , 2020-10-16
uart_vivado\uart.cache\wt\java_command_handlers.wdf, 1836 , 2020-10-16
uart_vivado\uart.cache\wt\project.wpc, 121 , 2020-10-16
uart_vivado\uart.cache\wt\synthesis.wdf, 5087 , 2020-09-09
uart_vivado\uart.cache\wt\synthesis_details.wdf, 100 , 2020-09-09
uart_vivado\uart.cache\wt\webtalk_pa.xml, 6312 , 2020-10-16
uart_vivado\uart.hw, 0 , 2020-10-16
uart_vivado\uart.hw\hw_1, 0 , 2020-10-15
uart_vivado\uart.hw\hw_1\hw.xml, 1533 , 2020-09-09
uart_vivado\uart.hw\hw_1\layout, 0 , 2020-09-09
uart_vivado\uart.hw\hw_1\wave, 0 , 2020-09-09
uart_vivado\uart.hw\uart.lpr, 343 , 2020-09-09
uart_vivado\uart.ip_user_files, 0 , 2020-10-16
uart_vivado\uart.ip_user_files\ip, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ip\fifo\fifo.veo, 3361 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo.vho, 3577 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.v, 1494 , 2020-09-09
uart_vivado\uart.ip_user_files\ip\fifo\fifo_stub.vhdl, 1580 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.v, 596098 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\hdl\fifo_generator_v13_2_rfs.vhd, 1442389 , 2020-09-09
uart_vivado\uart.ip_user_files\ipstatic\simulation, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\ipstatic\simulation\fifo_generator_vlog_beh.v, 452185 , 2020-09-09
uart_vivado\uart.ip_user_files\README.txt, 130 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\compile.do, 948 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.sh, 4840 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\simulate.do, 317 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\activehdl\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\fifo.sh, 5591 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\README.txt, 2097 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\ies\run.f, 766 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\compile.do, 1039 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.sh, 5000 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\simulate.do, 327 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\modelsim\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\compile.do, 999 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\elaborate.do, 199 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.sh, 5111 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\README.txt, 2156 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\simulate.do, 185 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\questa\wave.do, 32 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\README.txt, 3236 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera, 0 , 2020-10-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\compile.do, 934 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.sh, 4837 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\fifo.udo, 0 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\file_info.txt, 803 , 2020-09-09
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\glbl.v, 1474 , 2018-06-15
uart_vivado\uart.ip_user_files\sim_scripts\fifo\riviera\README.txt, 2156 , 2020-09-09

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Project_DriverController
    这是我编写的深圳地铁S335型司机控制器的检测程序,是最终针对用户的商业程序。 软件开发采用NI公司的Labwindows/CVI 8.1 FDS开发,硬件使用研华的数据采集卡: 1:PCI-818LS (1块) 2: PCI-1752 (1块) 3: PCI-1753 (1块) 测试时需要安装研华的设备管理器,同时需要安装CVI的Runtime环境。 报表采用Excel,需要安装Office 2003。 程序运行画面截图在压缩包中的PIC目录内。 如需要更详细的说明,请指出。(This is what I prepared the Shenzhen Metro S335-type driver controller testing procedures, is the ultimate user of the business process. Software development using NI s Labwindows/CVI 8.1 FDS development, hardware using Advantech s Data Acquisition Card: 1: PCI-818LS (1 block) 2: PCI-1752 (1 block) 3: PCI-1753 (1 block) test when the need to install Advantech s Device Manager, at the same time need to install the Runtime Environment CVI. Statements using Excel, need to install Office 2003. Program to run the screen shots in the compression of the PIC package directory. If you need more detailed explanation, please indicate.)
    2020-12-15 15:39:15下载
    积分:1
  • ARM指令集
    说明:  arm architecture document. nice book. welcome to download
    2020-06-20 21:20:02下载
    积分:1
  • DataAnalyzer
    说明:  我用过了,很好的!!建议你们也看看!不知道能不能看到!(I used, and very good! ! Suggest that you also take a look at! Do not know can not see!)
    2006-04-13 12:55:45下载
    积分:1
  • 二维稳态导热的数值计算
    说明:  二维稳态导热计算编程,适合需要用编程计算导热问题的(Two-dimensional steady-state heat conduction calculation programming)
    2019-05-25 15:49:59下载
    积分:1
  • 1.本文对一种高效的升压式PWM 变换电路作了分析研究 对开关状态的切换效率高 采用双零软开关工作,大大降低了开关损耗, 提 高了电路的转换效率. 2....
    1.本文对一种高效的升压式PWM 变换电路作了分析研究 对开关状态的切换效率高 采用双零软开关工作,大大降低了开关损耗, 提 高了电路的转换效率. 2.该电路在高频的开关电源、逆变器等电力电子电路上有很大的实用价值, 可以提高电路的转换效率. -1. In this paper, an efficient step-up PWM conversion circuit analysis study on the switch to switch the state of high efficiency soft-switching double-zero work, greatly reduces switching losses, improve the conversion efficiency of the circuit .2. The circuit in high-frequency switching power supplies, inverters and other power electronic circuits have great practical value, can improve the circuit
    2022-03-18 18:36:47下载
    积分:1
  • 星点飘散Flash特效,跟着鼠标移动
    一个Flash视觉特效,星点飘散Flash特效,跟着鼠标移动,支持自我复制功能,随着鼠标的晃动,小星星会越来越多,鼠标跟随的一种。
    2023-05-02 23:35:04下载
    积分:1
  • MEEMD
    说明:  MEEMD是基于CEEMD的改进方法,该方法既能抑制 模态混叠,解决模态分裂,又能保证IMF分量的准确性。(MEEMD is an improved method based on CEEMD, which can not only suppress mode aliasing and solve mode splitting, but also ensure the accuracy of IMF components.)
    2020-09-29 09:37:43下载
    积分:1
  • Distflow_OPF
    求解风光储和CHP热电机组电力系统最优潮流程序(Solving the optimal power flow of wind solar power system)
    2021-02-22 17:19:41下载
    积分:1
  • 这个继续是sap学习资料,提供给大家
    这个继续是sap学习资料,提供给大家-This continues to sap learning materials provided to the U.S.
    2022-04-07 21:43:13下载
    积分:1
  • power_RegulatedResonantLLCConverter_exm
    llc变换器闭环控制,maltab环境搭建,负载突变条件,PFM调制(RegulatedResonantLLCConverter)
    2020-11-30 14:09:28下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载