AN65974

  CYPRESS官方给的FPGA程序，用于调试USB3.0接口(Verilog source files for debugging USB3.0 interface)

AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\ddr.v
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\pll.v
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\slaveFIFO2b_loopback.qsf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\slaveFIFO2b_loopback.sdc
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\slaveFIFO2b_loopback.sdc~
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\altsyncram_jrg1.tdf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\altsyncram_rug1.tdf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\ddio_out_g8j.tdf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\logic_util_heursitic.dat
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\pll_altpll.v
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.asm.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cbx.xml
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.bpm
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.idb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.kpt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.cmp.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.db_info
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.hif
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.ipinfo
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.lpc.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.lpc.txt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.map.bpm
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.map.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.map.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.map.kpt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.map.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.qns
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.sas
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\db\slaveFIFO2b_loopback.sta.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\incremental_db\README
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\PLLJ_PLLSPE_INFO.txt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\slaveFIFO2b_loopback.jdi
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\slaveFIFO2b_loopback.qpf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\slaveFIFO2b_loopback.qsf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\slaveFIFO2b_loopback.qsf.bak
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\verilog_proj\verilog_loopback_proj\slaveFIFO2b_loopback.qws
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\ddr.vhd
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\pll.vhd
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\slaveFIFO2b_loopback.qsf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\slaveFIFO2b_loopback.sdc
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\slaveFIFO2b_loopback.sdc~
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\altsyncram_rug1.tdf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\ddio_out_g8j.tdf
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\logic_util_heursitic.dat
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\pll_altpll.v
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\pll_clk_altpll.v
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\prev_cmp_slaveFIFO2b_loopback.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.asm.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.asm.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.asm_labs.ddb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cbx.xml
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.bpm
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.idb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.kpt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.logdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.cmp_merge.kpt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.db_info
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.eda.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.fit.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.hier_info
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.hif
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.ipinfo
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.lpc.html
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.lpc.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.lpc.txt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.bpm
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.kpt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.logdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map_bb.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map_bb.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.map_bb.logdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.pplq.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.pre_map.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.pre_map.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.qns
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.routing.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.rtlv.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.rtlv_sg.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.sas
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.sgdiff.cdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.sgdiff.hdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.smp_dump.txt
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.sta.qmsg
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.sta.rdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.syn_hier_info
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.tmw_info
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\db\slaveFIFO2b_loopback.vpr.ammdb
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\incremental_db\README
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\output_files\slaveFIFO2b_loopback.jdi
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\output_files\slaveFIFO2b_loopback.pin
AN65974\FPGA Source files\fx3_slaveFIFO2b_altera\fpga_loopback\vhdl_proj\vhdl_loopback_proj\output_files\slaveFIFO2b_loopback.sof