登录
首页 » matlab » FastICA_2.4

FastICA_2.4

于 2005-10-07 发布 文件大小:42KB
0 320
下载积分: 1 下载次数: 0

代码说明:

说明:  一种基于独立分量分析的改进算法. 可用于瞬时混合的盲分离.(based on independent component analysis algorithm improvements. For transient mixed Blind separation.)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Polynomial_Pre_with_Saleh
    说明:  该程序给出了利用Saleh模型进行功率放大器预失真的过程.(The program gives the power amplifier pre-distortion with Saleh models.)
    2021-02-06 14:39:56下载
    积分:1
  • syslevel_0109
    opnet simulation of random access in CDMA network
    2011-04-26 11:30:51下载
    积分:1
  • 4
    说明:  document qpsk vhdl code
    2018-01-06 09:27:04下载
    积分:1
  • Research-on-Optimal-Coverage-Problem-of-Wireless-
    optimal coverage problem of wireless sensor network
    2013-07-10 13:38:21下载
    积分:1
  • SampllingKinds
    The following file contains three types of digital communications sampling. Contains ideal sampling, natural sampling and ZOH sampling, operate only for one single frequency signal, can be modified to add multiple signals with a base frequency. Greetings, I hope it helps.
    2020-09-11 15:18:01下载
    积分:1
  • AbstractPTOC
    this is simply a report on the fading channel on different modulation scheme
    2013-08-21 23:25:29下载
    积分:1
  • GPRS
    针对GPS干扰特性,对GPS系统进行猛特卡落干扰仿真(GPS interference characteristics for the GPS system Meng tecka charged interference simulation)
    2008-05-26 09:59:10下载
    积分:1
  • UW_PCS_model_060826
    Analysis and Simulation Model of Physical Carrier Sensing in IEEE 802.11 Mesh Networks
    2011-08-29 11:30:42下载
    积分:1
  • NIST_Framework_Release_2-0_corr
    Nist Conceptual model for smart grid communication.
    2013-10-31 18:01:15下载
    积分:1
  • TheResearchAndIPDesignOfSMBusBasedSmartBattery
    本文研究了SMBus 规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下 (Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台 完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有 良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
    2009-03-26 12:16:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载