登录
首页 » Verilog » 三态以太网verilog代码

三态以太网verilog代码

于 2023-06-19 发布 文件大小:3.20 MB
0 284
下载积分: 2 下载次数: 1

代码说明:

10_100_1000 Mbps tri-mode ethernet MAC implements a MAC controller conforming to IEEE 802.3 specification. It is designed using less than 2000 LCs/LEs to implement full function. It will use inferred PADs to reduce technology dependancies. The whole project will be finished in TEN weeks inluding verilog coding,RTL level verification. A GUI configuration interface,created by tcl/tk script language,is convenient for configuring optional modules,FiFo depth and verifcation parameters. Furthermore,a verifcation system was designed with tcl/tk user interface,by which the stimulus can be generated automatically and the output packets can be verified with CRC-32 checksum.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • SPI主/从
    // ;说明:
    2022-06-27 03:42:43下载
    积分:1
  • RS_Encoder
    具有16个校验位的RS编码器,在FPGA上实现。(With 16 RS encoder, the parity bit in the FPGA.)
    2012-08-06 11:52:37下载
    积分:1
  • ldpc
    说明:  ldpc的算法介绍及其fpga上硬件实现(Introduction of LDPC algorithm and Its FPGA implementation)
    2020-06-22 20:40:01下载
    积分:1
  • LPC_Host
    LPC host(By Lattice)
    2017-07-13 11:00:01下载
    积分:1
  • jiaotongdeng
    运用VHDL语言编写的交通灯实现程序,能模拟十字路口的交通灯控制(VHDL language using traffic lights to achieve program can simulate the traffic light controlled crossroads)
    2011-06-06 16:26:55下载
    积分:1
  • Study_Test
    实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • vhdl.9up
    have a good documenty
    2010-04-15 14:26:07下载
    积分:1
  • Lab12:4位移位寄存器的的设计与实现
    如题所属,简单实现了所需要的4位移位寄存器的功能,简单明了。实现的方式是直接用时钟控制周期,不断循环,根据最后一位的数据不断前移产生的字串系列。需要注意的是时钟的频率太高,需要很大的降频控制才能达到1秒左右的移位周期,修改时请注意。本实验作为实验系列第12个出现,更多详情敬请期待。
    2022-08-21 09:13:05下载
    积分:1
  • fpga1394
    这是一段控制1394芯片的cpld的verilog程序,可以参考,在实际项目中已经采用.(This is a control chip cpld 1394 Verilog the procedures, they can refer to the actual project has been adopted.)
    2005-03-31 16:09:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载