登录
首页 » Verilog » 三态以太网verilog代码

三态以太网verilog代码

于 2023-06-19 发布 文件大小:3.20 MB
0 310
下载积分: 2 下载次数: 1

代码说明:

10_100_1000 Mbps tri-mode ethernet MAC implements a MAC controller conforming to IEEE 802.3 specification. It is designed using less than 2000 LCs/LEs to implement full function. It will use inferred PADs to reduce technology dependancies. The whole project will be finished in TEN weeks inluding verilog coding,RTL level verification. A GUI configuration interface,created by tcl/tk script language,is convenient for configuring optional modules,FiFo depth and verifcation parameters. Furthermore,a verifcation system was designed with tcl/tk user interface,by which the stimulus can be generated automatically and the output packets can be verified with CRC-32 checksum.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 以太网 1000
    在PVI接收16位并行数字流(视频),其次是一个时钟信号(英尺= 29兆赫),小写字母
    2022-07-21 00:39:52下载
    积分:1
  • 1
    说明:  VGA图像显示,可实现图片和实现移动功能(VGA image display, enabling images and moving functions to achieve)
    2014-07-03 11:17:12下载
    积分:1
  • 23565785scan_led
    Quartus环境下的7段扫描显示电路的源程序(Quartus environment of the seven scanning display circuit of the source)
    2006-12-11 17:11:41下载
    积分:1
  • 5_lcd_ST7565P_12864
    液晶ST7565P_12864驱动,实现打点成图。(LCD ST7565P_12864 drive, dot mapping.)
    2012-04-04 20:01:42下载
    积分:1
  • shukongfenpinqi
    数控分频器的设计 数控分频器的功能就是当在输入端给定不同输入数据时,将对输入的时钟信号有不同的分频比,例3的数控分频器就是用计数值可并行预置的加法计数器设计完成的,方法是将计数溢出位与预置数加载输入信号相接即可。(NC NC divider divider design of its function is when the input given different input data, input the clock signal will have different frequency than, for example 3 is to use the NC prescaler count preset value of the adder parallel counter design is completed, the method is to count the number of overflow bit with preset load to the input signal phase.)
    2008-12-13 09:56:51下载
    积分:1
  • SSI_read
    说明:  使用Verilog 编程语言实现对11 bit 编码器SSI输出的读取(Use Verilog to read encoder,it's 11 bit and SSI output)
    2020-12-28 21:09:01下载
    积分:1
  • Verilog数字系统设计教程(第二版) 夏宇闻
    说明:  Verilog数字系统设计教程(第二版) 夏宇闻(Verilog Digital System Design Course (2nd Edition) Xia Yuwen)
    2020-06-20 18:40:02下载
    积分:1
  • LED-clock-display
    利用单片机控制LED时钟显示,以及闹钟,程序较大,但比较简单易懂。(LED clock display)
    2013-03-10 10:15:37下载
    积分:1
  • 16点FFT verilog 代码
    16点FFT的verilog实现,可以在FPGA上实现,实现硬件加速
    2022-02-22 07:15:24下载
    积分:1
  • FPGA 64位除法器 verilog
    用verilog语言实现的除法器,实现方式为移位减
    2023-09-02 08:35:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载