登录
首页 » Verilog » 状态机实现cordic算法

状态机实现cordic算法

于 2023-06-14 发布 文件大小:2.72 kB
0 1119
下载积分: 2 下载次数: 1

代码说明:

本代码实现16位数据的sin cos 计算,已经通过测试并且显示正确的波形图文件,仿真通过。在计算是很有帮助。本代码为原创代码,不同于流水线实现,而是以时间换取的面积。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 429NEW-03-15
    429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
    2021-04-23 09:58:48下载
    积分:1
  • DE2_UserManual
    DE2使用手册,介绍DE2的所有组成元件,使用方法,还有相应的实例。(DE2 User Manual, describes all the components DE2 components, using the method, there is a corresponding instance.)
    2010-11-14 12:43:48下载
    积分:1
  • Dual-Mode-Dual-Band-Filters
    本文介绍一种波导双模双带滤波器的设计方法。(This paper presents a new class of dual-mode dualband filters in which each polarization is dedicated to a selected band. The equivalent circuit is a parallel combination of two inline networks that represent each polarization. A transmission zero is generated between the two bands by properly adjusting the relative orientations of the input and output coupling apertures.)
    2013-03-12 18:08:33下载
    积分:1
  • T200071012217h
    此源码为线性相位滤波的vhdl源码与设计心的体会,理论分分析与工程实践总结相结合,有非常大的参考价值 可直接使用。 (The source for the linear phase filter VHDL source code and design of the heart experience, theoretical analysis to summarize the combination of engineering practice, a very large reference value can be used directly.)
    2012-07-10 16:08:08下载
    积分:1
  • FPGA实现Jpeg压缩,和视频采集程序
    说明:  FPGA实现Jpeg压缩,和视频采集程序(Zynq - Main - register access Mio)
    2020-03-13 23:25:40下载
    积分:1
  • DE2_115_pin_assignments
    de2-115引脚的配置,quartusII的设置(de2-115 configuration pins, quartusII settings)
    2020-07-01 13:40:02下载
    积分:1
  • src
    说明:  基于FPGA的w5300开发代码,使用与w5300芯片,目前代码已经经过长期测试(W5300 development code based on FPGA, using W5300 chip, the code has been tested for a long time)
    2020-03-11 16:04:41下载
    积分:1
  • VHDL
    EDA技术以EDA软件工具为开发环境,以可编程逻辑器件为实验载体,实现源代码编程和仿真功能。VHDL作为一种标准化的硬件描述语言用于描述数字系统的结构、行为、功能和接口。本设计提出了一种基于VHDL语言的编码器和译码器的实现方法。编码器与译码器是计算机电路中基本的器件,本课程设计采用EDA技术设计编码和译码器。编码器由8线-3线优先编码器作为实例代表,译码器则包含3线-8线译码器和2线-4线译码器两个实例模块组成。课程设计采用硬件描述语言VHDL把电路按模块化方式进行设计,然后进行编程、时序仿真和分析等。课程设计结构简单,使用方便,具有一定的应用价值。 (EDA technology take the EDA software as tools for the development of the environment,programmable logic devices in experimental carrier,the realiztion of the source code programming and simulation. The VHDL as a standardized hardware description language used to describe the struction of digital systems,behavior,function and interface. The paper proposes a method for encoder and decoder based on the VHDL language.Encoder and decoder is a basic computer circuit devices.This Curriculum design by EDA design encoder and decoder.Encoders from 8- 3 priority encoder for example,and decoder includes 3- 8 decoder and the 2- 4 examples of the two decoder modules.And then to program, the timing simulation and analysis.Curriculum design, simple structure, easy to use and has a value.)
    2011-06-22 21:23:30下载
    积分:1
  • vivado 从此开始配套资料
    vivado入门使用介绍,初学者入门学习(vivado Instructional pdf)
    2020-07-04 18:00:01下载
    积分:1
  • 0702
    七段数码管显示数字时 使用VHDL语言编写(VHDL The seven-segment LED display digital clock)
    2013-03-25 22:31:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载