登录
首页 » Verilog » verilog下miller米勒编解码

verilog下miller米勒编解码

于 2023-05-26 发布 文件大小:192.46 kB
0 187
下载积分: 2 下载次数: 1

代码说明:

这个是verilog下miller米勒编解码,小实验。直接运行即可,将时间轴拉大即可看到具体波形。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cpu mips
    实现多周期mips  设计一个32位MIPS多周期微处理器 具有多种 算数指令: (Design a 32-bit MIPS microprocessor multi-cycle arithmetic instructions
    2023-03-29 18:05:04下载
    积分:1
  • XadcMicroblaze-master
    用zynq实现片内的数模转换,基于最新的zynq平台(zynq xadc on FPGA arm)
    2020-06-21 12:00:02下载
    积分:1
  • ser_to_parr
    很有用的10bit串并转换verilog程序,需要的可以拿去参考下,在quartusII上已验证过(Useful 10bit string and convert verilog program, need to take a reference, has been verified in quartusII)
    2012-05-21 16:21:22下载
    积分:1
  • FCFS_PROJECT_A
    FCFS (First Come First Served) with Database
    2014-10-09 20:23:32下载
    积分:1
  • DigitalClock
    数字钟:实验中用到的小程序,用于万年历中的模块(Digital clock: a small program used in the experiment, the modules for calendar)
    2013-05-26 09:25:23下载
    积分:1
  • 1553B-BC-TEST
    1553B总线BC端的编程例子,做通了对于一个RT的测试。对于其他的RT测试和程序的例子原理相同。(The BC end of the 1553B bus programming examples)
    2020-12-06 21:29:21下载
    积分:1
  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • progconterful
    four bit counter verlog source code for veriwell including test bench
    2010-03-29 18:54:45下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • FPGA
    基于FPGA的视觉电生理图像刺激系统的设计(Based on the design of FPGA visual electrophysiology image stimulation system)
    2013-03-08 17:09:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载