网站首页

登录

AES加密算法verilog源码

于 2023-05-16 发布文件大小:1.79 MB

 0  236

下载积分: 2 下载次数: 1

我要下载

代码说明：

AES加密算法verilog源码 This project is the hardware implementation of the Advanced Encryption Standard with a key size of 128 bits. The implementation adheres to the FIPS-197 document which explains the same.The core can do both encryption as well as decryption.The documents aes_arch.doc and aes_tb_readme.txt give further details of the rtl implementation and test bench respectively. This code was written originally with 128 bit ports for both input and key but later converted to 64 bits each to save on i/o pins. It can be reverted back easily if one just changes the port widths and dispenses with the load signal in the top module and making approriate changes in process where load is used.Synthesis results have been included for Xilinx Spartan-3 device.The directory structure of the project is as under- AES128

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

lab12_design_files
des code source vhdl sur fpga

2016-03-29 08:09:05下载

积分：1
uart_rx
uart接收模块 // 波特率：9600 // 数据位：8 // 停止位：1 // 校验位：0(UART receive module Baud rate: 9600 / / / data: 8 / / stop: 1 / / check digit: 0)

2017-07-10 13:56:54下载

积分：1
一个基于Verilog语言的简单处理器
该程序为使用Verilog HDL语言设计的一个可以根据输入的指令完成不同的操作的简单处理器，可实现mv,mvi,add,sub四个汇编指令，并且使用Quartus II可对该程序进行仿真，最后下载至DE2开发板中可对处理器功能进行验证。

2022-04-10 01:50:12下载

积分：1
Stumper.cpp
Convert Roman numerals to integers

2012-12-05 03:59:59下载

积分：1
AWGN_VerilogDesign-master
加性高斯白噪声生成的VERILOG实现，包含所有的testbench文件。可直接使用(Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly)

2021-01-14 19:18:46下载

积分：1
1
一个解决除法溢出的例子，可以学习到很多，注释很详细(A solution to the division overflow example, you can learn a lot, very detailed notes)

2013-12-24 09:19:13下载

积分：1
hdb3a
快速实现HDB3码与普通码二进制码的转换，方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)

2020-11-09 15:09:48下载

积分：1
VHDL-Code-For-Full-Adder-By-Data-Flow-Modelling
VHDL Code For Full Adder By Data Flow Modelling

2013-11-08 00:39:04下载

积分：1
calibration
CS5460校准程序，控制器为C8051F310，SPI通信协议，可以作为电表芯片示例(CS5460 calibration procedure, the controller for the C8051F310, SPI communication protocol, as the meter chip sample)

2011-08-05 00:42:09下载

积分：1
05_fifo_test
说明： FIFO: First in, First out 代表先进的数据先出，后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO，根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)

2021-04-08 22:19:20下载

积分：1

696516资源总数
106914会员总数
0今日下载