登录
首页 » VHDL » 一些vhdl的简单例子。直接解压,不用密码。

一些vhdl的简单例子。直接解压,不用密码。

于 2023-04-21 发布 文件大小:15.42 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

一些vhdl的简单例子。直接解压,不用密码。-instantiate some simple examples. Direct unpack, without a password.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Baseband_line_code
    基于VHDL语言的基带线路码产生电路设计(毕业论文),内涵完整的源代码(Based on VHDL language baseband line code generation circuit design (Thesis), meaning the complete source code)
    2010-07-03 22:38:09下载
    积分:1
  • turbo
    详细讲述TURBO码的FPGA实现原理,可作参考,不是码源(A detailed account of the FPGA implementation of principle of the TURBO code can be used as reference, not source code)
    2012-05-01 13:12:59下载
    积分:1
  • pwm
    实现pwm波的输出,按键可调占空比的,可通过连接pwm输出值led灯以检测占空比的变化(To realize the output of the PWM wave, key adjustable duty ratio, but through the connection PWM output value led lamp with testing duty ratio changes )
    2020-12-20 21:19:08下载
    积分:1
  • 16位CUPIP核,完全运行的好的东西,可以直接拿来用的!
    16位CUPIP核,完全运行的好的东西,可以直接拿来用的!-16 CUPIP nuclear, full of good things to run, can be directly used to use!
    2022-07-27 19:00:19下载
    积分:1
  • 二进制除法器,采用移位相减的方法实现,位数可调
    二进制除法器,采用移位相减的方法实现,位数可调-The source code of a divider
    2023-08-14 00:00:02下载
    积分:1
  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • IIC controller for Sopc Builder
    IIC控制器 for Sopc Builder-IIC controller for Sopc Builder
    2022-05-21 02:21:43下载
    积分:1
  • can-lite-vhdl-master
    CAN VHDL Code. Behavioral implementation of CAN bus interface.
    2021-01-19 21:48:41下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • IEEE Standard for Verilog 2005
    IEEE Standard for Verilog 2005
    2017-06-05 13:53:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载