-
基于ofdm调制方式的,超宽带通信的simulink仿真
基于ofdm调制方式的,超宽带通信的simulink仿真-ofdm based, simulink simulation for UWB
- 2022-03-11 03:14:21下载
- 积分:1
-
DOS下的modem开发
DOS下的modem开发-DOS under the modem development
- 2022-04-17 14:22:47下载
- 积分:1
-
MapObjects formed by adding to complete the added layer, layer management, layer...
通过添加MapObjects组建,完成图层添加,图层管理,图层操作等一些最基本的功能-MapObjects formed by adding to complete the added layer, layer management, layer operations, such as some of the most fundamental function of
- 2022-07-13 22:07:24下载
- 积分:1
-
一个关于usb编程入门例子,开发一个usb driver需要做的基本步骤....
一个关于usb编程入门例子,开发一个usb driver需要做的基本步骤.-Getting Started on usb programming examples, the development of a usb driver needs to do the basic steps.
- 2023-05-17 12:15:04下载
- 积分:1
-
最佳基带系统的Pe
最佳基带系统的Pe-Eb/N0曲线,滚降系数0.5,取样时间偏差Ts/4.-best baseband system Pe-Eb/N0 curve, roll-off factor of 0.5, sampling time warp Ts/4.
- 2022-06-29 23:25:34下载
- 积分:1
-
文件显示,包括Java API演示API _ _ Linux API _ Solaris API _风迭戈
包括文档说明,DEMO API_Java API_linux API_solaris API_windows-including documents show that DEMO API_Java API_linux API_solaris API_wind Diego
- 2023-01-16 18:50:04下载
- 积分:1
-
Log RS-232.
记录RS-232。发送和接收数据(十六进制格式)。调谐波特率,端口实时;查看输入数据RS-232。来源:Borland C 5.0
- 2023-02-28 22:40:04下载
- 积分:1
-
Delphi和C Builder的控件,在WINDOWS 95/98和WINDOWS NT/2000下提供串口通讯。可以与MODEM或其它与串口相连的设备进行通...
Delphi和C Builder的控件,在WINDOWS 95/98和WINDOWS NT/2000下提供串口通讯。可以与MODEM或其它与串口相连的设备进行通讯。通过多线程和覆盖来获得最佳性能。功能部分受限制。-Delphi and C Builder s control, in the WINDOWS 95/98 and WINDOWS NT/2000 provide serial communication. With MODEM or other connected with the serial communications equipment. Through multi-threaded and coverage to get the best performance. Features some restricted.
- 2022-03-24 07:43:15下载
- 积分:1
-
这个程序可以根据系统的时钟,通过多个计数器的联合使用可以完成秒脉冲信号的产生,并同时输出对应的时分秒信息。...
这个程序可以根据系统的时钟,通过多个计数器的联合使用可以完成秒脉冲信号的产生,并同时输出对应的时分秒信息。-it can generate the second_pulse.and output the time information of the second_pulse
- 2023-03-08 03:40:03下载
- 积分:1
-
FPGA
一种基于FPGA 实现的全并行结构FFT 设计方法,采用全并行加流水结构, 可在一个时钟节拍内完成32 点FFT 运算的功能, 设计最高运算速度可达11ns-FPGA-based parallel architecture to achieve the full FFT design methodology, the use of the entire parallel increase in water structure, in a beat the clock to complete 32-point FFT computation function, the design maximum speed of up to 11ns
- 2023-05-20 09:35:03下载
- 积分:1