登录
首页 » VHDL » 一个基于fpga的源程序,对于初始接住的人来说很有帮助

一个基于fpga的源程序,对于初始接住的人来说很有帮助

于 2023-01-04 发布 文件大小:42.17 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

一个基于fpga的源程序,对于初始接住的人来说很有帮助-FPGA-based source for the initial very helpful for those who catch

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 托马斯的教科书Verilog。Verilog的托马斯在该领域的著名…
    Thomas课本中的verilog例子。Thomas的verilog在可编程期间领域很有名-Thomas textbook example of verilog. Verilog Thomas in the field during the famous programmable
    2022-03-07 05:06:40下载
    积分:1
  • vhdl语言实现的频率发生器,可以产生不同的频率
    vhdl语言实现的频率发生器,可以产生不同的频率-A frequency generator wirriten by VHDL, which can generate different frequecies.
    2022-03-10 21:02:25下载
    积分:1
  • led 点阵显示led――rom实现,功能模块分离 就爱可根据卡加大公开吉安市贷款给经济...
    led 点阵显示led――rom实现,功能模块分离 就爱可根据卡加大公开吉安市贷款给经济 -led dot matrix display led-- rom realized, functional modules can be separated on the basis love Cagayan open to the public Ji"an City loans to the economy
    2022-04-18 05:01:17下载
    积分:1
  • i2c
    uboot i2c driver code for arm a5 dual core cpu imapx820, which is an soc of infotmic.
    2012-10-18 21:51:29下载
    积分:1
  • mul
    实现有限域中乘法,输入二个普通二级制数,输出在本原多项式的乘法结果(Achieve limited multiplication field, enter the number of two-tier system of two ordinary output in primitive polynomial multiplication results)
    2014-01-12 22:52:38下载
    积分:1
  • CD1_MT9V034_RAW_TRANS
    基于FPGA的UDP网络图像传输实验,FPGA完成了MT9V034的RAW图像采集缓存,NIOS完成了图像的UDP封包,DM9000芯片完成了MAC和PHY的功能。(Based on the UDP FPGA network image transmission experiment, FPGA completed the RAW MT9V034 image acquisition cache, NIOS completed the image of the UDP packets, DM9000 chip MAC and PHY completed the function.)
    2016-07-13 10:11:46下载
    积分:1
  • AGC
    使用FPGA完成AGC 自动增益的代码,适合初学者(FPGA to complete the use of AGC automatic gain code, suitable for beginners)
    2020-12-28 16:09:01下载
    积分:1
  • 一路24位计数器,cpu可直接读写计数器的计数值.
    一路24位计数器,cpu可直接读写计数器的计数值.-All the way 24-bit counters, cpu can be directly read and write the total value counters.
    2022-06-18 10:47:22下载
    积分:1
  • The VHDL source code digital clock, you can achieve at school, school grade feat...
    数字钟的VHDL源程序,可以实现校时,校分等功能,并在试验箱上运行成功-The VHDL source code digital clock, you can achieve at school, school grade features, and success in the chamber is running on
    2023-02-06 10:05:04下载
    积分:1
  • verilog例子资源,对于初学者很有帮助。
    verilog例子资源,对于初学者很有帮助。-verilog examples of resources are very useful for beginners.
    2023-08-15 15:30:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载