登录
首页 » Verilog » 格雷码转二进制的Verilog程序

格雷码转二进制的Verilog程序

于 2022-10-16 发布 文件大小:1.67 kB
0 243
下载积分: 2 下载次数: 1

代码说明:

资源描述该代码通过采用Verilog语言中的for循环语句实现了格雷码转二进制代码的功能,不同于网上的代码是该代码进行了修正,通过了ModelSim仿真完全正确,可以用来作为for循环语句的学习

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UDP
    用FPGA中的三速以太网来实现UDP通信,功能强大(With a triple-speed Ethernet in the FPGA to implement UDP communication, powerful)
    2013-03-08 18:27:38下载
    积分:1
  • fpga_sdram_inst
    nios学习资料,fpga调用外部sdram实例,值得初学者下载。(nios learning materials, fpga call external sdram instance, it is worth beginners to download.)
    2013-08-24 22:26:31下载
    积分:1
  • seven_persons
    自己写的7人表决器的verilog程序,实现4人以上通过则通过的功能。(Seven people to write their own voting machine verilog program to achieve four or more people pass through function.)
    2013-08-10 07:15:06下载
    积分:1
  • DDS
    DDS的VHDL源代码,是数字QPSK调制解调中的重要组成部分。(DDS of the VHDL source code, the number of QPSK modulation and demodulation is an important part.)
    2007-12-11 16:26:33下载
    积分:1
  • AD9747的SPI接口及寄存器配置
    , verilog语言实现的高速DACAD9747的SPI接口及寄存器配置
    2022-06-29 16:02:30下载
    积分:1
  • at96
    isa总线接口,可以实现与isa总线 的IO和MEMERY接口(isa bus interface can be achieved with the isa bus IO interfaces and MEMERY)
    2008-05-15 20:36:51下载
    积分:1
  • rs(7,3)verilog编码
    实现方法大同小异,这个亲测仿真无误,内含有全部quartursII文件
    2022-02-15 21:08:59下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • xapp460
    说明:  利用FPGA实现TMDS接口标准,可用于DVI以及HDMI接口的FPGA实现(含文档)(Video Connectivity Using TMDS I/O in Spartan-3A FPGAs)
    2021-04-13 11:48:56下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载