登录
首页 » 嵌入式系统 » This is a source code, the USB quite good, we hope to see down the download. , A

This is a source code, the USB quite good, we hope to see down the download. , A

于 2022-09-25 发布 文件大小:86.43 kB
0 161
下载积分: 2 下载次数: 1

代码说明:

这是一个源代码,USB的挺不错的,希望大家下载下来看看.,一-This is a source code, the USB quite good, we hope to see down the download. , A

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1个键有10种功能,带proteus访真文件。
    1个键有10种功能,带proteus访真文件。-A key with 10 function, with a true file proteus visit.
    2022-05-09 11:38:32下载
    积分:1
  • ATmaga128 single chip TIMER1 (16
    ATmaga128单片机TIMER1(16位定时器)程序 通过设计寄存器的值可以实现准确的定时信号输出-ATmaga128 single chip TIMER1 (16-bit timer) register through the design process can achieve an accurate value of the timing signal output
    2022-03-21 06:22:23下载
    积分:1
  • DMDD的嵌入式系统构件源代码
    DMDD的嵌入式系统构件源代码-DMDD embedded system component source code
    2022-01-28 06:25:30下载
    积分:1
  • CSP封装技术,最新IC封装技术.
    CSP封装技术,最新IC封装技术.--CSP packaging technique, the latest IC packaging technique.
    2023-08-22 09:20:03下载
    积分:1
  • proteus中PIC单片机仿真库文件。
    proteus中PIC单片机仿真库文件。-Single-chip simulation in Proteus PIC library file.
    2022-12-29 09:30:03下载
    积分:1
  • fft,ifft运算,c语言程序设计,信号处理算法
    fft,ifft运算,c语言程序设计,信号处理算法-ifft c program signal produce
    2023-06-20 23:50:03下载
    积分:1
  • SRAM_16Bit_512K
    SRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KSRAM_16Bit_512KvSRAM_16Bit_512KSRAM_16Bit_512K
    2022-11-19 00:35:03下载
    积分:1
  • s3c2440,2410 的初始化汇编代码,一般用于在arm开发时用作无操作系统下的开发...
    s3c2440,2410 的初始化汇编代码,一般用于在arm开发时用作无操作系统下的开发-2440init.s 2410.s
    2022-04-19 01:22:13下载
    积分:1
  • A Tiny Microcontroller for FPGAs
    应用背景Abstract—Leros is a tiny microcontroller that is optimized for current low-cost FPGAs. Leros is designed with a balanced logic to on-chip memory relation. The design goal is a microcontroller that can be clocked in about half of the speed a pipelined on-chip memory and consuming less than 300 logic cells. The architecture, which follows from the design goals, is a pipelined 16-bit accumulator processor. An implementation of Leros needs at least one on-chip memory block and a few hundred logic cells. The application areas of Leros are twofold: First, it can be used as an intelligent peripheral device for auxiliary functions in an FPGA based system-on-chip design. Second, the very small size of Leros makes it an attractive softcore for many-core research with low-cost FPGAs.关键技术The smallest core is comparable to Leros and can be implemented
    2023-09-03 01:00:04下载
    积分:1
  • 在嵌入式系统中对Lattice CPLD软件升级时所需的VME文件生成所需源代码。...
    在嵌入式系统中对Lattice CPLD软件升级时所需的VME文件生成所需源代码。--Generate the VME file required for updating Lattice CPLD in embedded systems.
    2022-04-06 23:51:28下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载