采用verilog编写的串口通信程序,采用了状态机设计!程序简单,消耗资源少...
于 2022-09-13 发布
文件大小:421.58 kB
0 149
下载积分: 2
下载次数: 1
代码说明:
采用verilog编写的串口通信程序,采用了状态机设计!程序简单,消耗资源少-Serial communication written by verilog hdl. It is designed with FSM. The program is simple,and consume resource is few.
下载说明:请别用迅雷下载,失败请重下,重下不扣分!
发表评论


