智能天线技术，希望能对您有所帮助，大家多交流

本文档收集了555集成芯片制作的各种电路集合-circuits based on 555 chip

struts2中文教程.chmst ruts2中文教程.chmstruts2中文教程.chm-Chinese struts2 tutorial. chmst ruts2 Chinese Course. chmstruts2 Chinese Course. chm

基于VC＋＋ 开发的光驱驱动控制源程序。 -Based on VC++ development of the CD-ROM drive control source.

线性代数习题完整答案，线性代数习题完整答案-Complete answer exercises linear algebra, linear algebra exercise complete answer

Java in a nut shell,非常不错的书-Java in a nut shell,very good.

VHDL在CPLD和FPGA设计中的应用,期刊论文，讲述复杂逻辑器件的语言用法-VHDL in CPLD and FPGA Design, journal papers, about the complexity of the language of logic device usage

关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest

matlab7.0应用编程，中文资料，每章一个文件-Application Programming matlab7.0, English information, each devoted to a file

简单入门程序不要让站长把时间为您修正站长把时间都花费在-Simple procedures should not be allowed entry time for your station to station to amend the time spent on

HVAC Manual ASHRAE-2005