-
这是我在网上下载的Modbus也是一个简单的源代码,用VC++编写
这是我在网上下载又一个modbus简单源代码,用VC编写-This is my online download Modbus also a simple source code, prepared with VC
- 2022-01-22 12:12:09下载
- 积分:1
-
单片机之间相互通信
内容是关于 两个单片机之间的通信.一个做主机,另一个做从机.从机负责显示液晶显示(LCD1602)时钟(DS12887).通过上位机指令控制,并调整时间.并且控制闹钟的时间
- 2023-03-14 19:20:03下载
- 积分:1
-
一个测量接收机的代码
应用背景
要制造一台专用的测量仪器,可通过USB和串口进行控制。
实时控制,通信控制,可用于WinCE和Windows。
关键技术将一个简单接收机,包装为ATE(自动测试仪器)。特别是频率扫描,有多种方式。
- 2022-03-15 18:03:51下载
- 积分:1
-
MSCOMM API Visual Basic 6
MSCOMM API Visual Basic 6
- 2022-01-25 16:40:22下载
- 积分:1
-
I2C总线协议v2.1.zip详细的I2C总线协议和编程
I2C总线协议V2.1.zip
详细介绍I2C总线协议及编程实现-I2C bus protocol V2.1.zip detailed I2C bus protocol and Programming
- 2022-02-01 03:39:43下载
- 积分:1
-
AODV routing protocol in the OPNET simulation under the original code
AODV路由协议在OPNET下的仿真原码-AODV routing protocol in the OPNET simulation under the original code
- 2022-08-09 00:59:53下载
- 积分:1
-
现有数字信号自动调制识别方法大多只适用于无记忆信号,如PSK、ASK、FSK信号等。将有记忆
信号(MSK信号)和无记忆信号一起考虑,提出了一种改进的数字信...
现有数字信号自动调制识别方法大多只适用于无记忆信号,如PSK、ASK、FSK信号等。将有记忆
信号(MSK信号)和无记忆信号一起考虑,提出了一种改进的数字信号自动识别方法。该方法采用信号的瞬时统
计量作为特征参数,采用多层神经网络作为分类器。计算机仿真表明:当噪声采用高斯白噪声,并且信噪比大于
l5 dB时,识别率高于96% ;当信噪比不低于l0 dB时,识别率不低于90%。-Existing digital signal automatic modulation recognition methods are mostly applied only to memoryless signals, such as PSK, ASK, FSK signals. Will have a memory signal (MSK signal) and non-memory signal into consideration, an improved digital signal automatic identification method. This method is the use of the instantaneous signal statistics as a characteristic parameter, the use of multi-layer neural network as classifier. Computer simulation shows that: When the noise using Gaussian white noise, and signal to noise ratio greater than l5 dB, the recognition rate is higher than 96 when the signal to noise ratio not less than l0 dB, the recognition rate of not less than 90.
- 2023-09-07 22:55:03下载
- 积分:1
-
rs232 verilog code inclouding of TRX and testbench.
rs232 verilog code inclouding of TRX and testbench.
This zip file contains the following folders:
verilog_source -- Source Verilog files:
uart.v -- top level file
txmit.v -- transmit portion of uart
rcvr.v -- receive portion of uart
-- Source Verilog files:
txmit_tf.v -- testbench for transmit portion of uart
rcvr_tf.v -- testbench for receive portion of uart
- 2022-05-24 22:18:33下载
- 积分:1
-
MagicSopc DDR
MagicSopc DDR-Sdram
- 2022-11-13 20:00:04下载
- 积分:1
-
搜狗代理
需要设置代理为 3129,可将本机作为代理服务器,实现数据的转发,进而完成代理功能
- 2022-03-18 21:21:36下载
- 积分:1