-
DOS下逻辑锁 首先,大略介绍一下我的程序,我是用汇编写成,程序有2个文件:hdlock.exe hdlock.dat ,其中hdlock.dat是我写的用于装...
DOS下逻辑锁 首先,大略介绍一下我的程序,我是用汇编写成,程序有2个文件:hdlock.exe hdlock.dat ,其中hdlock.dat是我写的用于装入硬盘0柱0道1扇的硬盘锁,hdlock.exe实现 (1)把hdlock.dat装入硬盘0柱0道1扇并设置硬盘锁的密码,(2)修改密码,(3)卸载 硬盘锁 在此,先介绍一下 hdlock.dat,因为硬盘锁本身受空间限制,必须严格控制在1bdH 字节内,(知道为什么吗?)所以是不能用masm先写原程序,再编译,我基本上是用debug 的A命令一次性写出来的,我把这些反汇编了出来,加上一些注释,给大家看看,互相学习 吗。 -DOS logic lock First, I briefly tell us about the procedure that I used the compilation of written procedures are two documents : hdlock.exe hdlock.dat, hdlock.dat yes, I wrote for the packed column drives 0 0 1 hard disk lock, hdlock.exe achieve ( 1) hdlock.dat loaded drive 0- 0 and set up a password lock drive, (2) to alter the code, (3) remove the hard disk lock, first tell us about hdlock.dat, since drive lock itself subject to space restrictions, must be strictly controlled within the 1bdH byte (wonder why?) So it is not used can write original program first and then build, basically, I used the debug A one-time write down orders, I put out a compilation of the anti-plus some notes, for every
- 2022-04-23 17:27:25下载
- 积分:1
-
习题,都是习题
习题,都是习题-Exercises are Exercises
- 2022-03-02 19:27:54下载
- 积分:1
-
This program uses virtual base classes
This program uses virtual base classes
- 2022-03-21 09:54:43下载
- 积分:1
-
Sample usage of Connecivity in Visual Basics
Sample usage of Connecivity in Visual Basics
- 2022-10-30 11:55:03下载
- 积分:1
-
可以直接加入程序中运行的程序软件!加入后不需别的条件直接放入所建立的文件中...
可以直接加入程序中运行的程序软件!加入后不需别的条件直接放入所建立的文件中-accession process can directly run the software! After joining the other without directly Add conditions established by the document
- 2023-03-03 22:15:03下载
- 积分:1
-
dds
dds->9954的pcb供大家参考,这个扳子我调通了的可以放心开办-dds-
- 2023-08-04 01:40:04下载
- 积分:1
-
Write Fruid in DOS system
Write Fruid in DOS system
- 2023-02-26 12:50:03下载
- 积分:1
-
日历程序,用Basic编写的
日历程序,用Basic编写的-calendar program, prepared by the Basic
- 2022-01-26 01:12:36下载
- 积分:1
-
主要介绍了等精度频率测量原理,该原理具有在整个测试频段内保持高精度频率
测量的优点 同时在该原理基础上,采用了Verilog HDL语言设计了高速的等精度测...
主要介绍了等精度频率测量原理,该原理具有在整个测试频段内保持高精度频率
测量的优点 同时在该原理基础上,采用了Verilog HDL语言设计了高速的等精度测频
模块,并且利用EDA开发平台QUARTUS11 3 .0对CPLD芯片进行写人,实现了计数等
主要逻辑功能 还使用C语言设计了该等精度频率计的主控程序以提高测量精度。本设
计实现了对频率变化范围较大的信号进行频率测量,能够满足高速度、高精度的测频要
求。-Introduced, such as the accuracy of frequency measurement principle, the principle has in the entire test frequency to maintain the advantages of high precision frequency measurement at the same time the basis of the principle of using the Verilog HDL language, such as the design of a high-speed precision frequency measurement module, and use of EDA Development platform QUARTUS11 3 .0 on CPLD chip to write, and achieved a count of the main logic function, such as the use of C language is also designed such precision the frequency of control procedures to enhance measurement accuracy. This design achieved a wide range of frequency changes in signal frequency measurement, to meet the high-speed, high precision frequency measurement requirements.
- 2023-08-06 16:05:04下载
- 积分:1
-
实时嵌入式操作系统内部关于定时器的应用,此部分主要定义了定时器超时保护功能。...
实时嵌入式操作系统内部关于定时器的应用,此部分主要定义了定时器超时保护功能。-real-time embedded operating system on the internal timer application, This section defines the main timer overtime protection.
- 2022-10-01 19:45:02下载
- 积分:1