-
szdyb
关于数字电压表的vhdl实现,有仿真程序,可以下载到板子中。(Vhdl digital voltage meter on the implementation of a simulation program can be downloaded to the board.)
- 2011-05-09 21:09:07下载
- 积分:1
-
Interpolator-of-polyphase-filter
代码用两种方法设计了一个基于多相滤波的内插器,低通滤波器采用128阶凯撒窗,内插倍数32,并且给定信号范围,验证了内插器的正确性,画出了内插前后信号的频谱。(The code design the interpolator based on polyphase filter using two methods.The low pass filter is 128 order Caesar window and interpolation multiple is 32.I give the range of the signal to verify the interpolator and plot the spectrum of the signal before and after the interpolator. )
- 2021-01-09 13:18:51下载
- 积分:1
-
reed_solom
REEDSOLOMON source code
- 2010-04-30 17:44:52下载
- 积分:1
-
fir.tar
FIR滤波器的VHDL语言实现(The implement of FIR Filter based on VHDL)
- 2004-10-19 10:14:56下载
- 积分:1
-
cpu_code_8051
vhdl code for 8051 processor
- 2010-06-25 15:16:07下载
- 积分:1
-
full adder
说明: vhdl code for full adder
- 2020-06-30 22:46:55下载
- 积分:1
-
VGAzifuxianshi
用VERILOG编写的VGA字符显示,可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)
- 2011-01-01 14:50:47下载
- 积分:1
-
AD9250 204b Verilog源码
说明: AD9250是一款双通道14位ADC,最高采样速率250 MSPS,JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
- 2021-04-14 11:01:55下载
- 积分:1
-
AM-800480SBTMQW-TW0-pdf
800 x 480 / inch lcd
- 2013-01-15 21:43:46下载
- 积分:1
-
电子打铃器
在max plus 2 下编译通过
电子打铃器
在max plus 2 下编译通过-electronic bell playing for the max plus 2 under through compiler
- 2022-02-20 12:08:25下载
- 积分:1