-
family financial management, for a family day
家庭理财,用于家庭个日常财务管理,方便快捷-family financial management, for a family day-to-day financial management, convenient and quick
- 2022-02-18 13:43:00下载
- 积分:1
-
测量仪器控制程序,可以控制仪器进行隧道断面测量。
测量仪器控制程序,可以控制仪器进行隧道断面测量。-Measuring instrument control program to control the tunnel cross-section measurement instruments.
- 2023-02-13 13:11:03下载
- 积分:1
-
我自己做得小游戏
我自己做得小游戏-doing my own small game
- 2022-01-28 01:50:54下载
- 积分:1
-
Kalman Filter Based on an Improved Blind multi
一种基于改进Kalman滤波的盲多用户检测,论文不错,可以-Kalman Filter Based on an Improved Blind multi-user detection, paper good, take a look 。
- 2023-07-30 23:30:03下载
- 积分:1
-
TextPad4.7.3 Chinese Version
java编辑器 TextPad4.7.3汉化版-TextPad4.7.3 Chinese Version
- 2022-08-11 01:06:16下载
- 积分:1
-
common static page generation system (Engineer) v. 1
通用静态页面生成系统(Engineer) v.1-common static page generation system (Engineer) v. 1
- 2022-06-28 15:51:08下载
- 积分:1
-
手机设计基本原理,对于研究手机这一块很有帮助.
手机设计基本原理,对于研究手机这一块很有帮助.-The basic principles of mobile phone design, the study of this piece of useful phone.
- 2022-03-01 08:09:29下载
- 积分:1
-
sequence given by the symmetry Chebyshev filter design. Attention : grammar rule...
乘序给出了对称Chebyshev滤波器的设计.注意:语法规则 cheblp.m lowpass filter design (specify del) cheblp2.m lowpass filter design (specify ws) chebbp.m bandpass filter design (specify del) chebbp2.m bandpass filter design (specify ws1,ws2) chebdiff.m lowpass differentiator design-sequence given by the symmetry Chebyshev filter design. Attention : grammar rules cheblp.m lowpass filter design (specify del) cheblp2.m lowpass filter design (specify ws) chebbp.m bandpass filter design (specify del) chebbp2.m bandpass filter design ( specify ws1, WS2) chebdiff.m lowpass design differentiator
- 2022-06-26 09:15:01下载
- 积分:1
-
GPS原始数据分割的小工具,直接解压执行就能用
GPS原始数据分割的小工具,直接解压执行就能用-GPS raw data segmentation of small tools, the implementation will be able to directly extract used
- 2022-04-23 16:03:24下载
- 积分:1
-
时钟由Verilog可计数从00:00至23:59写作。带一个文件到…
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
- 2022-10-19 21:25:03下载
- 积分:1