登录
首页 » 电子书 » for postgraduate

for postgraduate

于 2022-05-16 发布 文件大小:2.48 MB
0 192
下载积分: 2 下载次数: 1

代码说明:

开题报告,关于研究生开题的一系列指导,强力推荐!-for postgraduate

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • c++ fashional programing sample
    c++时尚编程百例__1-20-c++ fashional programing sample
    2022-05-30 03:50:59下载
    积分:1
  • 该教程浅显易懂,讲解透彻,是一本不错的教程
    该教程浅显易懂,讲解透彻,是一本不错的教程- This course simple easy to understand, the explanation is thorough, is a good course
    2023-01-28 01:10:03下载
    积分:1
  • visual c++ 时尚编程百例 全部源代码
    visual c++ 时尚编程百例 全部源代码-visual c fashion programming source code all 100 cases
    2022-03-12 02:56:33下载
    积分:1
  • C++学习最经典最有用的书籍系列之三,希望大家一起进步
    C++学习最经典最有用的书籍系列之三,希望大家一起进步-C learning is most useful in the most classic series of three books, I hope all of us can progress
    2022-07-06 15:51:50下载
    积分:1
  • 关于PPP点对点协议的一些详细资料
    关于PPP点对点协议的一些详细资料-PPP point-to-point agreement on some of the detailed information
    2022-04-26 10:56:26下载
    积分:1
  • 想简单了解的初学者比较有用的JSP,但..
    对于想简单了解JSP的初学者比较有用,但是要想深入了解,本文档不合适你-Would like to briefly understand the JSP for the beginners more useful, but to a deeper understanding, inappropriate in this document you
    2023-01-28 19:50:03下载
    积分:1
  • Preparation of enterprise applications J2EE Tutorial (including source code), us...
    J2EE编写企业应用教程(含源码),很好用的一本书,大家seese-Preparation of enterprise applications J2EE Tutorial (including source code), used in a very good book, everyone seese
    2022-10-25 13:40:04下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • exciting programming 100 cases of which 75 to 100 media player SQL editor ADO co...
    精彩编程百例75~100 其中有媒体播放器 SQL语言编辑器 ADO方法连接多个数据库 用户密码验证系统 获取Man地址 信史服务 ping命令等待 -exciting programming 100 cases of which 75 to 100 media player SQL editor ADO connecting multiple methods database users access password verification system addresses Man messenger services ping awaiting orders
    2023-06-25 19:15:05下载
    积分:1
  • Java university practical tutorial version 2 source code, easy to understand
    Java大学实用教程第2版程序源代码,便于搞懂书上的例子-Java university practical tutorial version 2 source code, easy to understand
    2022-04-27 02:11:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载