-
JFIF标准文档
JFIFæ ‡å‡†æ–‡æ¡£-JFIF standard documents
- 2022-10-15 00:50:03下载
- 积分:1
-
VC++与Matlab混合编程的快速实现。给大家学习这两个工具的启发...
VC++与Matlab混合编程的快速实现。给大家学习这两个工具的启发-VC++ and Matlab programming Fast Implementation of Hybrid. For everyone to learn from the inspiration of these two tools
- 2022-01-25 16:37:59下载
- 积分:1
-
WCDMA从大唐
wcdma introduction from DaTang
- 2022-02-07 02:53:53下载
- 积分:1
-
TMR0 EQU 01H 定义定时器/计数器0寄存器地址
PCL EQU 02H 定义程序计数器低字节寄存器地址
STATUS EQU 03H 定义状态...
TMR0 EQU 01H 定义定时器/计数器0寄存器地址
PCL EQU 02H 定义程序计数器低字节寄存器地址
STATUS EQU 03H 定义状态寄存器地址
PORTA EQU 05H 定义RA口数据寄存器地址-TMR0 EQU 01H the definition of timer/counter 0 register address PCL EQU 02H the definition of program counter register low-byte address STATUS EQU 03H the definition of the status register address PORTA EQU 05H the definition of population data register address RA
- 2023-05-19 11:35:03下载
- 积分:1
-
语言基础知识,初学者看很好的。我是第一个看的。
c语言基础知识,初学者来看非常好。我就是最先看它的-c language basic knowledge, beginners look very good. I was the first to watch it
- 2022-03-20 16:16:16下载
- 积分:1
-
A learning orale9i very good introductory books, everyone reading this to send y...
一个学习orale9i的很不错的入门书籍,今天送你大家阅读很值得的一看!!!1-A learning orale9i very good introductory books, everyone reading this to send you is worth a look! ! ! 1
- 2022-01-28 12:51:16下载
- 积分:1
-
里面有大量Verilog的实例,是从一本书中摘取过来的,对verilog有一定了解的人有很大的帮助...
里面有大量Verilog的实例,是从一本书中摘取过来的,对verilog有一定了解的人有很大的帮助-There are a large number of examples of Verilog is extracted from a book coming on a certain understanding of the verilog were very helpful
- 2022-04-19 15:28:06下载
- 积分:1
-
java图像处理编程实例库 java图像处理编程实例库 java图像处理编程实例库...
java图像处理编程实例库 java图像处理编程实例库 java图像处理编程实例库-java image processing java programming examples of library programming examples of image processing, image processing, database programming examples java database programming java image processing, image processing, case-base java programming examples of library
- 2022-01-30 15:33:36下载
- 积分:1
-
通过SetWindowPos函数如何使PB窗口总在最上层.
通过SetWindowPos函数如何使PB窗口总在最上层.
-SetWindowPos function through how to make the PB total in the upper window.
- 2022-03-20 07:29:22下载
- 积分:1
-
Testbenches have become an integral part of the design process, enabling you to...
Testbenches have become an integral part of the design process, enabling you to verify that your HDL model is sufficiently tested before implementing your design and helping you automate the design verification process. It is essential, therefore, that you have confidence your testbench is thoroughly exercising your design. Collecting code coverage statistics during simulation helps to ensure the quality and thoroughness of your tests.
- 2022-08-07 13:38:16下载
- 积分:1