mobile communications handbook, the main right and mobile communications in the...

asp教程-asp tutorial

动态IP地址.rar-dynamic IP addresses. Rar

这本书实现了在visualc++下如何调用matlab函数库-Realize this book in visualc++ How to call matlab function library

vtk总体介绍资料，有外国教授在总体上介绍vtk的使用方法，各种基本管道的建立-vtk overview information, a foreign professors in general, introducing vtk to use various channels to establish the basic

关于VB脚本的电子书籍-VB script on e-books

关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest

An overview of VLSI testing

jtag program 的说明,对初学者可能会有帮助,请查看-jtag program description may be helpful for beginners, please see

ASIC Design Flow Tutorial，讲解ASIC设计流程的超详细文档。-ASIC Design Flow Tutorial, explain the ASIC design flow, ultra-detailed documentation.

这是一个快速关键字GNU汇编的快速查找表，有MASM经验的人可以使用这个表，你可以在使用GNU汇编之前快速编写代码