DE2 练习源码2-2
于 2022-05-07 发布
文件大小:391.12 kB
0 152
下载积分: 2
下载次数: 1
代码说明：
FPGA DE2开发板 实验2第一部分VHDL硬件语言练习源码 Part II You are to design a circuit that converts a four-bit binary number V = v3v2v1v0 into its two-digit decimal equivalent D = d1d0. Table 1 shows the required output values. A partial design of this circuit is given in Figure 1. It includes a comparator that checks when the value of V is greater than 9, and uses the output of this comparator in the control of the 7-segment displays. You are to complete the design of this circuit by creating a VHDL entity which includes the comparator, multiplexers, and circuit A (d
下载说明：请别用迅雷下载，失败请重下，重下不扣分！
发表评论
