-
16ChannelDeserializer
LVDS De-serialization
- 2019-06-20 14:53:25下载
- 积分:1
-
DDS
基于FPGA器件的DDS设计实现中的一个核心部分就是波形存储表的设计。首先采用LPM_ROM和
VHDL选择语句这两种方法进行波形存储表的设计和比较分析 然后考虑到硬件资源的有限性及DDS的精度要
求,对这两种方法的程序进行了优化 最后对这两种方法设计的程序进行仿真和硬件调试。结果表明:采用这两种
方法都能有效地实现DDS中波形存储表的设计。
(DDS-based FPGA devices designed to achieve one of the core of the waveform is stored in table design. First of all, choose to adopt LPM_ROM and VHDL statements of these two methods for the design waveform storage tables and comparative analysis and then, taking into account the limited hardware resources and the accuracy of DDS, the two methods to optimize the process the last of these two methods of process design simulation and hardware debugging. The results showed that: the use of these two methods are all effective ways to achieve the DDS waveform stored in the table design.)
- 2009-05-24 10:56:30下载
- 积分:1
-
FPGA密码锁状态机的设计
使用的是Verilog HDL编写的状态机的设计。完成的密码锁的解锁,上锁功能,密码锁的修改密码功能,使用的飓风的开发板完成的实验。使用数码管显示密码,用led灯及蜂鸣器提示密码的正确与否,代码比较简单,使用Modlisme仿真的波形比较清楚。代码的注释很多。很适合入门者学习。
- 2022-04-27 06:41:16下载
- 积分:1
-
daojishi
用VHDL实现60秒倒计时的功能
倒计时为0时蜂鸣器持续响起(Continued sounded to achieve 60 seconds of the countdown function with VHDL countdown to the 0:00 buzzer)
- 2021-05-07 07:28:36下载
- 积分:1
-
IC设计流程和设计方法
IC的设计可以分为两个部分,分别为:前端设计(也称逻辑设计)和后端设计(也称物理设计),这两个部分并没有统一严格的界限,凡涉及到与工艺有关的设计可称为后端设计。(The design of IC can be divided into two parts: front-end design (also called logic design) and back-end design (also known as physical design). These two parts do not have a uniform and strict boundary, and the design related to process can be called back-end design.)
- 2020-07-01 23:00:02下载
- 积分:1
-
VGA基础彩条测试实验
基于FPGA的VGA彩条测试实验,通过Verilog编写,程序通过一个key键控制几种显示模式之间的转换。。。分别有:纯色、彩条、过渡色、大方块、小方块等几种显示模式。。。因为都已在程序中设好,并没有加一些其他的模块调用。。。程序内的pll是48-40的,要用的话需根据需要更改。。分辨率有两种可供选择
- 2022-05-04 21:10:13下载
- 积分:1
-
DAC0832_control
说明: 用verilog HDL编程实现的基于DAC0832的三角波信号,可借鉴编程实现DAC0832芯片控制(Programming with verilog HDL DAC0832-based triangular wave signal, we may learn programming DAC0832 chip control)
- 2011-03-25 17:47:05下载
- 积分:1
-
CPU流水线设计报告
说明: CPU课程设计要求以FPGA开发平台为例,分析 CPU 设计的流程与仿真。
本次开发使用的硬件描述语言是 Verilog 语言,使用的指令系统是一个以 MIPS 指令集为子集的指令系统,共 22 条指令,所用的设计仿真软件Modelsim。(CPU curriculum design requires FPGA development platform as an example to analyze the process and Simulation of CPU design.
The hardware description language used in this development is Verilog language, and the instruction system used is an instruction system with MIPS instruction set as a subset, with 22 instructions in total. The design simulation software Modelsim is used.)
- 2020-12-24 12:09:05下载
- 积分:1
-
EDA4--3
实现的电子钟,资料非常全面,是一次课程设计的大作业,完成的质量很高。(Achieve the electronic clock information is very comprehensive, curriculum design job, completed high quality.)
- 2013-01-18 17:41:09下载
- 积分:1
-
lesson1
eda的入门学习课件,老师不错,内容页挺好的(eda learning files)
- 2012-12-14 22:39:31下载
- 积分:1