VHDL源代码和仿真的全加器

fgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffgfdgdffffffffffffffffffffffffff

本书通过介绍嵌入式领域的相关知识，包括新 一代Soc、热门的Rtos及跨平台的移动Java，引导读者了解并彻底分析了解通讯、信息、娱乐于一身的嵌入式系统技术。-the book by introducing the field of embedded knowledge, including a new generation of Soc, the hottest Rtos and cross-platform mobile Java, to guide readers to understand and thorough analysis understanding of communications, information and entertainment in an embedded system technology.

FPGA开发板的原理图很详细的，主要是ALTERA公司的CYCLONE，用protel画的，-FPGA development board schematic diagram of a very detailed, mainly ALTERA company CYCLONE, using Protel painting,

这是一个等精度测频得硬件描述语言编写的程序，可以用能做等精度测评-This is a precision frequency measurement, such as a hardware description language prepared by the procedure can be used to do, such as the accuracy of evaluation

FPGA DE2开发板  实验2第一部分VHDL硬件语言练习源码 Part II You are to design a circuit that converts a four-bit binary number V = v3v2v1v0 into its two-digit decimal equivalent D = d1d0. Table 1 shows the required output values. A partial design of this circuit is given in Figure 1. It includes a comparator that checks when the value of V is greater than 9, and uses the output of this comparator in the control of the 7-segment displays. You are to complete the design of this circuit by creating a VHDL entity which includes the comparator, multiplexers, and circuit A (d

采用vs2005编写，C++语言，运行在wince系统，可以打开GPS模块，并且显示GPS的时间、日期、经纬度和卫星数量等等

好东西 AVR study-good things AVR study

基于ise平台做VHDL程序，经过很长时间积累下来的经验与大家分享-Ise-based platform to do VHDL program, after a very long time accumulated experience to share with you

文件功能 44binit.s----中断初始化，存储器，堆栈，系统初始化，建立C程序运行环境。 mencfg.s-----定义存储器延时等参数 option.s-----定义系统时钟频率等 main.c-------主函数 44blib.c-----S3C44B0X的一些自己编写的库文件-document functional 44binit.s---- interrupted initialization, memory, stack, system initialization and establish procedures C runtime environment. Mencfg.s----- defined parameters such as memory latency option.s----- definition of system clock frequency main.c------- main function 44blib.c----- S3C44B0X some of their preparation libraries

RS485通讯协议，基于周立功RS485通信PDF基础上。 #ifndef _485MON_H // 防止485Mon.h被重复引用 #define _485MON_H#include    // 引用标准库的头文件#include #include