通过VHDL语言的例子，FPGA的VHDL语言的原型（八）是

一个简易的频率计，主要用检测在一定范围内的频率，当然频率过大会有误差(A simple frequency meter, mainly used for testing in a range of frequencies, of course, frequency of errors over the General Assembly)

A simple preoteus based design to display the characters typed int the keyboard into LCD using UART of 8051.Plz make sure that TTL to RS232 is inserted in between the microcontroller and virtual terminal which is not shown in the design.

基于sopc的7352的ad模块的nios软核多通道编写,verilog 写的(The sopc 7352 AD module nios soft core multichannel write. Rar )

code for fft non synthesisable in xilinx ise

ALTERA PCIE FPGA开发板（EP4C平台）DDR2内存测试代码(ALTERA PCIE FPGA development board (EP4C platform) DDR2 memory test code)

DDS实验 matlab 与quartus 的完美结合(DDS experimental combination of matlab and quartus)

vivado入门使用介绍，初学者入门学习(vivado Instructional pdf)

数字电路与逻辑设计实验编程，包含多功能电子钟程序，实用，简易(Digital circuits and logic design experiments programming, including multi-function electronic clock procedures, practical, simple)

this example exchanges the NRZ code to the MANCHESTER code with moore output

在电子产品中，加法器是一种数字电路，执行加法的数字。在许多计算机和其他种类的处理器，加法器使用不仅在算术逻辑单元（s），而且其他地方的处理器，