登录
首页 » VHDL » 通过VHDL语言的例子,FPGA的VHDL语言的原型(八)是

通过VHDL语言的例子,FPGA的VHDL语言的原型(八)是

于 2022-03-18 发布 文件大小:3.97 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

应用背景FPGA原型的VHDL例子提供一系列清晰,易于遵循的快速代码开发模板;大量的实际例子来说明和强化的概念和设计技术;现实可实施的项目和测试在Xilinx原型板;深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • qam_64
    64QAM调制,采用硬件语言verilog实现,其中调用了DDS的IP核(64QAM modulation, using language verilog hardware implementation, which is called the IP core of the DDS)
    2021-03-02 23:29:33下载
    积分:1
  • led
    控制8个发光二极管中的一个发光二极管发光,其它7个发光二极管都出于截止状态,发光二极管的导通顺序按照向左或向右两个方向移动,并且通过按键控制发光二极管循环发光移动的方向。(Control of a light-emitting diode light-emitting eight light-emitting diodes, the other seven light-emitting diodes for the cut-off state, light-emitting diode conduction order in accordance with the left or right move in both directions, and light-emitting diode cycle luminous button control mobile direction.)
    2012-11-09 12:33:57下载
    积分:1
  • DTMB
    能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
    2013-07-25 11:22:28下载
    积分:1
  • sdi_audio
    sdi音频嵌入及解嵌代码,代码使用Verilog HDL语言(SDI audio embedding and decoding code, the code using Verilog HDL language)
    2020-12-01 19:29:26下载
    积分:1
  • Write their own extensions clock, an increase of the year, month day time, veril...
    自己写的扩展功能时钟,增加了年、月日计时,verilog代码,已在spatarn3实现。-Write their own extensions clock, an increase of the year, month day time, verilog code in spatarn3 realize.
    2023-01-04 22:35:04下载
    积分:1
  • DDR SDRAM控制器的VHDL代码
    DDR SDRAM控制器的VHDL代码已经测试-DDR SDRAM controller VHDL code
    2022-02-24 20:41:05下载
    积分:1
  • fir_512_378_mux
    512阶高速FIR成型滤波器,四相位复用,树形加法和多级流水线结构。(512-order high-speed FIR shaping filter, four-phase re-use, tree addition and multi-stage pipeline structure.)
    2009-10-14 18:25:24下载
    积分:1
  • FPGA的专业综合工具,学习此第三方工具的经典教程
    FPGA的专业综合工具,学习此第三方工具的经典教程-FPGA 专 业 酆 危 撸 学魏 说 叩 木坛
    2022-05-24 03:46:54下载
    积分:1
  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • quartusandmodelsim
    本文档对quartus与modelsim运用操作描述十分详细,对初学者,会有很大帮助!(Quartus and modelsim this document on the use of operations described in great detail, for beginners, there will be a great help!)
    2010-08-30 23:51:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载