登录
首页 » Verilog » Verilog_HDL时序篇 教程及代码

Verilog_HDL时序篇 教程及代码

于 2022-03-12 发布 文件大小:57.57 MB
0 109
下载积分: 2 下载次数: 1

代码说明:

(A good set of learning information for Verilog timing chapter, with source code and engineering documents, you can follow the tutorial self-study)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EAACK secure system
    很好,我在做简化编码语言IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
    2022-08-06 08:04:27下载
    积分:1
  • AD-conversion-using-LTC1298
    AD conversion using LTC1298
    2012-06-06 15:26:41下载
    积分:1
  • HB1
    半带滤波器,用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)
    2020-12-23 10:29:06下载
    积分:1
  • sim
    调试bcm5396,写入和读取内部寄存器功能。功能验证可以用(Debug bcm5396, write and read the internal register function. Functional validation can be used)
    2020-09-25 11:17:47下载
    积分:1
  • usbhostslave
    说明:  USB主机和设备的verilog代码,实现了USB1.1协议规范的要求(USB host and equipment Verilog code to achieve the USB 1.1 protocol specification requirements)
    2005-09-13 11:34:09下载
    积分:1
  • 8_1
    一个具有置位、复位、左移和右移功能的八位移位寄存器/“01011010”序列检测器。移位寄存器电路端口为:异步清零输入端口rst,输入时钟clk,置数判断输入端口load,移位类型判断输入端口m,数据输入端口data[7:0],输出端口q[7:0]。序列检测器电路端口为:异步清零输入端口rst,输入时钟clk,串行数据输入端口d,输出标志端口s。(A eight bit shift register / 01011010 sequence detector with set, reset, left shift, and right shift function. Shift register circuit port is: Asynchronous Clear input port rst, input clock CLK, set the number to determine the input port load, shift type to determine the input port m, data input port data[7:0], output port q[7:0]. The sequence detector circuit port is: Asynchronous Clear input port rst, input clock CLK, serial data input port D, output flag port s.)
    2020-12-17 08:29:12下载
    积分:1
  • xapp1251
    1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • AHB2APB Bridge 的Verilog
    在AMBA bus 总线中,AHB是高速的总线接口,APB则是低速的总线接口,有些低速的外设不需要接入高速的外设时,便通过桥接的方式接入APB总线中。
    2022-01-20 22:42:04下载
    积分:1
  • rs232串口通信代码
    资源描述自己编写的rs232串口程序,仿真通过,并有附带的串口调试助手。
    2023-06-20 21:30:04下载
    积分:1
  • nios_ruanhe_spi_3
    这是我自己写的一个摄像头数据存储SD卡程序,quartus的verilog编写,摄像头采用自己添加的外设接口,数据采用dma采集,SD用的是软件自带的SPI内核以及znFAT的文件系统。帧率我没有测,有兴趣的可以测测,初学者可以参考学习,写的代码有点乱,如果有不懂的可以和联系。(This is what I wrote it myself a camera, SD card data storage program, quartus the verilog write, add their own camera with peripheral interfaces, data acquisition using dma, SD with the software that comes with SPI znFAT kernel and file system. I did not measure the frame rate, are interested can Cece, beginners can refer to the study, wrote the code a bit messy, if there do not understand can contact)
    2015-09-18 11:39:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载