精彩编程百例51～75 其中有 cpu速度测试 检测声卡 查询内存信息 图像处理技巧 模拟放大镜效果等待...

关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest

-goodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgoodgood

hello! AES source.c environment

regarding arm controller

一个并行高速乘法器芯片的设计与实现-a parallel high-speed chip Multiplier Design and Implementation of

学习activex的好帮手， 学习activex的好帮手，学习activex的好帮手-Activex learning a good helper, learning a good helper activex, activex learning a good helper

嵌入式开发技术书籍,它包括对bootloader,主板支持包，ARM平台的嵌入式系统的登录过程的介绍-this book introduce embedded developping knowledge.including bootloader，BSP，embedded system booting process.

VC++Visual C++串口通信工程开发实例导航关于GPS数据采集的程序，希望有所帮助-VC++ Visual C++ serial communication example of Project Development on the GPS navigation data acquisition process, I hope will help

学习python的入门级书!-learning python entry-level book!

linux的基本操作手册，适合菜鸟级别的人使用，一定受益匪浅-the basic linux operating manual, as they level suitable for use, we benefited from