登录
首页 » VHDL » 8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation....

8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation....

于 2022-03-03 发布 文件大小:208.20 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

8051的内核(vhdl) This is version 1.1. of the MC8051 IP core. 在FPGA上运行.供有精力的人研究.-8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation. have the energy for the study.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • i2c ADT75温度传感器
    I2C温度传感器ADT75的控制源码 使用verilog 状态机实现 易入门-I2C for ADT75 temperature sensor
    2022-02-14 14:53:33下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • Fractional_Time_Delay
    Used for Time shifting discrete signals, it can do both integral and fractional sampling period delay. Original.
    2020-12-16 22:29:12下载
    积分:1
  • 去抖动状态机,外部按键转换状态,同时可去抖动
    去抖动状态机,外部按键转换状态,同时可去抖动-To shake state machine, the external key conversion state, while to the jitter
    2022-02-07 09:04:28下载
    积分:1
  • FPGA_Turbo
    Turbo码编解码的FPGA实现,verilog语言编写(Implementation ofTurbo code on FPGA , using Verilog language)
    2021-04-19 09:48:51下载
    积分:1
  • NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    基于NIOS II的SD CARD MUSIC PLAYER源码,包括硬件SOPC-NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    2023-02-13 09:35:05下载
    积分:1
  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • AMBA-Bus_Verilog_Model
    说明:  该源码包是2.0版本的AMBA总线的Verilog语言模型,主要包括5个部分:AHB总线仲裁器,AHB-APB总线桥接器,AHB总线上从设备ROM模型,AHB总线上从设备RAM模型,参数定义。(This source code package is the model of V2.0 AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_Rom_Slave, AHB_Ram_Slave,Defines.)
    2021-04-25 21:48:46下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • MultVerilog.pdf
    Multiplication in Verilog code
    2012-12-01 19:17:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载