Wavecom _GPRS_AT指令集.pdf

Java编程思想中文版!很好很强大！不要会后悔-English version of Java programming idea! Good is very powerful! Will not to regret! ! ! ! ! ! ! ! ! ! ! !

手机PDA程序设计入门-Game API入门-phone PDA Design entry-Game API entry

关键是代码 pb 9-key code pb 9

QTP9.2，非常详细，非常详细，非常详细，非常详细，非常详细

file of nguk- nguk mmh so simple that everyone will enjoy the nguk-file of nguk-nguk-nguk mmh so simple that everyone will enjoy the nguk

职业发展书籍:《骑驴找马：职业发展路图》-career development books : "Running : career development road map"

ic设计入门教程太详细了，包括Cadence使用入门-IC DESIGNED,INCLUDE CADENCE

cygin cygin简体中文版说明书，及使用说明-cygincygincygincygin

《程序员修炼之道：从小工到专家》原名国外翻译书籍中文版，pdf格式

关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest