登录
首页 » Verilog » 小灯测试代码

小灯测试代码

于 2022-02-28 发布 文件大小:226.01 kB
0 172
下载积分: 2 下载次数: 1

代码说明:

使用Verilog语言编写小灯测试代码,能实现流水灯的功能,代码简单易懂,很适合初学者学习和验证。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dac
    FPGA的驱动并行接口的DAC程序,效率较高。(FPGA-driven parallel interface of the DAC process more efficient.)
    2011-08-04 21:48:11下载
    积分:1
  • alu2
    verilog alu 8bit for engineers
    2011-05-26 11:32:21下载
    积分:1
  • FPGA
    verilog编写的QPSK发射机的FPGA部分,已经过验证,完全达到要求。调制矢量误差4%(QPSK transmitter verilog prepared by the FPGA portion, has been proven, fully meet the requirements. Modulation vector error of 4 )
    2013-10-08 14:58:23下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • newViterbi217
    基于IEEE802.11n标准,采用verilog语言设计的(2,1,7)卷积码viterbi译码器,支持1/2,2/3,3/4,5/6四种码率的译码,以测试无误(IEEE802.11n standard Verilog language design (2,1,7) convolutional code viterbi decoder support 1/2, 2/3, 3/4, 5/6 four bit rate decoding to test and correct)
    2020-06-29 08:40:01下载
    积分:1
  • SERDES_handbook
    SERDES资料,包括reliability_handbook,serdes_handbook,serdes_introduction(SERDES doc,include reliability_handbook,serdes_handbook,serdes_introduction)
    2017-01-12 18:28:41下载
    积分:1
  • FPGAmotor
    FPGA在直流电机调速中的应用,利用fpga进行PID闭环控制(tell us speed control for DC motor by FPGA,use fpga for PID circle control)
    2010-11-03 20:40:42下载
    积分:1
  • modulationshaped
    基带数字信号通过成形滤波(选用升余弦滚降函数)然后进行载波调制(Base-band digital signal through the shaping filter (raised cosine roll-off optional function) and then proceed to carrier modulation)
    2007-10-31 15:27:18下载
    积分:1
  • VLSIrtl_spi
    说明:  verilog语言写的SPI接口,全同步设计,低门数,可以很容易应用到嵌入设计方案中.(Verilog language to write the SPI interface, all synchronous design, low gate count. it is very easy to use embedded design programs.)
    2021-05-13 13:30:02下载
    积分:1
  • vhdl1008
    说明:  PCI slave IP core, in VHDL language ,has been verified,it is very easy to use. it is an ideal IP to study PCI,design PCI Bridge
    2020-06-18 18:20:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载