登录
首页 » Verilog » 跨时钟域数据传输--经典结绳法

跨时钟域数据传输--经典结绳法

于 2022-02-27 发布 文件大小:145.16 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

资源描述 说明: 结绳模块(Pluse2Toggle): 负责延长待采样信号 同步模块(Synchronization):负责双触发器锁存 解绳模块(Toggle2Pluse): 负责将长信号转换成脉冲信号 支持信号从快时钟域到慢时钟域,也支持信号从满时钟域到快时钟域,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ddr3_model
    一个verilog语言开发编写的简单的ddr3模型(A simple model ddr3, written with verilog language)
    2020-08-26 17:38:13下载
    积分:1
  • PerryVHDL
    VHDL Bible. It is a must read for any front end vlsi designer.
    2009-03-07 13:17:14下载
    积分:1
  • AHB2APB Bridge 的Verilog
    在AMBA bus 总线中,AHB是高速的总线接口,APB则是低速的总线接口,有些低速的外设不需要接入高速的外设时,便通过桥接的方式接入APB总线中。
    2022-01-20 22:42:04下载
    积分:1
  • PAL_VGA
    基于FPGA的PAL_VGA转换器的实现.pdf(FPGA-based PAL_VGA converter implementation)
    2009-03-17 14:13:36下载
    积分:1
  • led_prj
    spartan 3E和verilog HDL的初学者极好的教材,本程序可直接下载到spartan实验板上运行。(Spartan 3E and Verilog HDL beginners excellent materials, the program can be downloaded directly to the spartan experimental board run.)
    2013-04-17 13:35:42下载
    积分:1
  • VHDL-development
    VHDL入门级好教材《VHDL开发精解与实例剖析》(VHDL development solution with fine examples of analysis)
    2015-03-11 10:57:53下载
    积分:1
  • 8位数字显示的简易频率计
    (1)能够测试10HZ~10MHZ的方波信号; (2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出; (3)系统有复位键; (4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码; (5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ; (2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code; (3) the system has a reset key; (4) adopt the method of layering sub sub module and design with Verilog HDL; (5) write test simulation program.)
    2020-12-02 02:59:26下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • DE2_115_Synthesizer
    FPGA implementation of simple Multi-tone Electronic Keyboard using DE2-115 board with a PS/2 keyboard and speaker
    2013-08-20 19:48:32下载
    积分:1
  • PWM_LED
    基于DE2_70平台,编写nios软核c代码,控制流水灯,硬件实现验证通过,适合入门(Based DE2_70 platform, written nios soft core c code, control water lights, verified by hardware implementation, suitable for entry)
    2014-07-21 11:48:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载