-
sobel-with-verilog-language
用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
- 2020-07-12 19:38:53下载
- 积分:1
-
ethernet_mii_udp_1
说明: Verilog开发的,MII接口的百兆以太网UDP代码(100 megabit Ethernet UDP code of MII interface)
- 2020-03-20 16:19:21下载
- 积分:1
-
IIR
利用dsp builder设计的IIR滤波器,已经验证完全可以使用,只需要把其中系数改变。内含VHDL代码(Design IIR filters by dsp builder have been verified , just change the coffetions including VHDL code.)
- 2020-12-02 19:59:26下载
- 积分:1
-
cordic_atan
说明: 用verilog语言实现计算反正切函数,在软件无线电中解调PM/FM中使用的尤为频繁。上传的压缩包是modelsim工程,基于6.5c,里边包含一个完整的PM波产生以及解调过程的matlab文件仿真,并取其中间的I和Q支路做为verilog文件的输入,并将其借条输出与MATLAB实际解调输出作比较。
鉴相器的设计基于CORDIC算法,其精度取决于迭代的深度。由于工程实际运用只需要解调出atan值,并不需要绝对的值,所以并没有给予加权,需要的同学可以自己加上。(Calculated using verilog language arc tangent function, the software radio demodulation PM/FM is particularly used frequently. From the archive is modelsim project, based on 6.5c, inside the PM contains a complete demodulation process of wave generation and simulation matlab file, and whichever is the middle of the I and Q branch verilog file as input, and its IOU demodulated output and actual output of MATLAB for comparison. Phase detector design is based on CORDIC algorithm, its accuracy depends on the iteration depth. As the practical application of engineering demodulated atan value only and does not need absolute value, and there is no weight given to the need of the students can add their own.)
- 2010-04-07 16:30:47下载
- 积分:1
-
20190718 - Copy
this files describes how to build i2c block modules in verilog hdl and programming them on an fpga device
- 2020-06-21 21:20:02下载
- 积分:1
-
FPGA-DSP
vhdl编写的FPGA与DSP接口程序,在FPGA内分配了两块双BUFFER与DSP进行通信(vhdl prepared FPGA and DSP interface program, the FPGA within the allocated 2 pairs of BUFFER to communicate with the DSP)
- 2021-01-08 10:58:51下载
- 积分:1
-
this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100...
this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering.
Here dataflow techniques and behavioural
-this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering.
Here dataflow techniques and behavioural
- 2022-07-15 18:56:36下载
- 积分:1
-
VHDL programming language introduced the basic grammar, and some programming exa...
介绍了VHDL编程语言的基本语法,和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples
- 2023-02-13 15:55:04下载
- 积分:1
-
基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考...
基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考-FPGA based on the work of the 1024-point pipelined FFT approach the realization of the technical staff for doing fpga signal processing reference
- 2022-12-04 23:40:03下载
- 积分:1
-
hdlc
HDLC通信协议,FPGA实现,包含源文件和仿真测试文件。(HDLC comunication)
- 2014-08-28 21:37:31下载
- 积分:1