登录
首页 » Verilog » Audio Codec

Audio Codec

于 2022-02-22 发布 文件大小:3.37 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

这是用altera的DE2-115做的,藉由各種播放軟體 这是用altera的DE2-115做的,藉由各種播放軟體 这是用altera的DE2-115做的,藉由各種播放軟體 这是用altera的DE2-115做的,藉由各種播放軟體

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    基于FPGA的数字系统设计,包含原理、工程应用和案例。(FPGA-based digital system design, including theory, engineering applications and cases.)
    2010-10-12 21:34:00下载
    积分:1
  • shuangerxuanyi
    说明:  quartusii软件仿真实验代码 双二选一(quartusii software simulation code for a pair of two elections)
    2010-04-10 12:02:49下载
    积分:1
  • video_avg33_filter
    说明:  图片采用3x3均值滤波,用Verilog语言描述,输入输出分别使用外同步(Pictures are filtered with 3x3 mean and described in Verilog language. Input and output are synchronized with each other.)
    2019-06-03 13:54:54下载
    积分:1
  • cos
    原创:cos函数和sin函数的VHDL实现,很实用(cos of the VHDL implementation)
    2020-11-27 22:29:30下载
    积分:1
  • phone
    用DE0开发板实现电话计费器,基本功能:可设置通话模式,能初始化话费余额,拨动开关可进入通话模式,并根据通话时间和相应通话模式扣除相应的费用。通话过程中能够通过开关切换显示通话时间和话费余额,并可暂停通话。压缩包里有详细的WORD文档的说明,包括波形仿真和DE0的引脚功能介绍。(Implemented by DE0 board telephone billing, basic function: to set the call mode, you can initiate credit balance, toggle switch into the talk mode, and deduct the cost of a call based on call time and the corresponding mode. Call talk time and can be displayed by switching credit balance, and mute. Compression bag has a detailed description of WORD documents, including the waveform simulation and DE0 pin function description.)
    2020-11-06 13:19:49下载
    积分:1
  • gamefive
    高精度小数除法器设计与实现。 在FPGA开发板上实现小数除法器,输入输出信号N_in [15:0], D_in[15:0],N_in[15:0]小于D_in,即被除数小于除数,输出商Q_out[15:0]中Q[15]一定为0,Q[14:0]为商的小数部分。输入和计算结果通过VGA显示。(Precision fractional divider design and implementation. In the FPGA development board fractional divider, input and output signals N_in [15: 0], D_in [15: 0], N_in [15: 0] less than D_in, ie the dividend is less than the divisor, quotient output Q_out [15: 0] in Q [15] necessarily 0, Q [14: 0] for the business of the fractional part. Input and calculation results display by VGA.)
    2017-01-01 17:32:25下载
    积分:1
  • Driver-for--Agilent
    本程序用以驱动安捷伦频谱仪和脉冲信号发生器,以产生格雷码波形。(It is aim to driver the PSG and ESA to generate Golay.)
    2013-01-17 15:28:20下载
    积分:1
  • DE2_115_NIOS_DEVICE_LED
    DE2-115开发板LED显示测试源码,对fpga开发者提供参考(DE2-115 development board LED display test source, provide a reference for fpga developer)
    2011-09-29 15:07:10下载
    积分:1
  • 用于FPGA的huffman算法的HDL编码
    用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。(The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.)
    2008-08-01 17:25:44下载
    积分:1
  • DE2_115_CAMERA
    实现DE2_115开发板上配套的500万像素cmos摄像头捕捉到的画面显示在VGA上(DE2_115 development board supporting 5,000,000 pixels cmos camera to capture the screen display in VGA)
    2020-07-09 19:08:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载