登录
首页 » DSP设计 » Hardware Requirements: Based on the combined longitudinal Tatsu SEED

Hardware Requirements: Based on the combined longitudinal Tatsu SEED

于 2022-02-16 发布 文件大小:89.01 kB
0 193
下载积分: 2 下载次数: 1

代码说明:

硬件要求:基于合纵达的SEED-VPM642的示例。软件要求:CCS2.2以上版本。对于想用DSP/BIOS开发的同道中人来说是很好的学习实例。-Hardware Requirements: Based on the combined longitudinal Tatsu SEED-VPM642 of the sample. Software Requirements: CCS2.2 above. For want to use DSP/BIOS development for the fellow human is a very good learning examples.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TI的f2812系列dsp编程的基本框架,基本的数据结构都已经定义好了,省去了应用开发者的时间和精力。...
    TI的f2812系列dsp编程的基本框架,基本的数据结构都已经定义好了,省去了应用开发者的时间和精力。-TI" s dsp programming f2812 series of the basic framework, the basic data structures have been defined well, eliminating the need for the application developer" s time and effort.
    2023-04-06 12:20:04下载
    积分:1
  • DSP片外高速海量SDRAM存储系统方案
    DSP片外高速海量SDRAM存储系统设计方案-DSP chip SDRAM high-speed mass storage system design
    2022-04-23 21:00:33下载
    积分:1
  • 用于DSP中的图像采集.是基于DSP与SAA7111A的连接,定义一个按钮,按一下采一副图像...
    用于DSP中的图像采集.是基于DSP与SAA7111A的连接,定义一个按钮,按一下采一副图像-For DSP in the image acquisition. SAA7111A is based on the DSP and the connectivity, the definition of a button, click an image mining
    2023-06-28 05:00:02下载
    积分:1
  • DSP2812ADC
    DSP2812ADC - 测量两个模拟输入电压, 每个0.1sec由通用定时器1出发一次ADC转换;看门狗使能,在主函数循环以及ADC的中断服务程序中处理-DSP2812ADC- measurement of two analog input voltage, 0.1sec each one starting from a general-purpose timers ADC conversion Watchdog enable, in the main function of the cycle as well as the ADC interrupt service routine in the treatment
    2023-02-19 04:55:03下载
    积分:1
  • DSP快速pwm
    DSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwmDSP快速pwm
    2022-03-12 06:16:22下载
    积分:1
  • DSP开发必备文件
    DSP开发必备文件-DSP Development Necessary Documents
    2022-08-17 14:05:10下载
    积分:1
  • The way through the save data can be data from the DSP board memory will be read...
    通过save data的方式可以将数据从DSP板的内存中将数据读出存储到一个文件中,此时该文件中的内容是对内存中的数据添加了一定格式的,格式见“yuv图像文件到CCS中DAT文件的转换 ”,下面的程序完成取出ccs添加的格式,留下纯数据,并将之存储到一个新的文件中-The way through the save data can be data from the DSP board memory will be read out data stored in a file, the contents of the file at this time is to add data in memory a certain format, the format, see " yuv image files to the CCS in the DAT file conversion " , the following procedures are completed to add the format ccs removed, leaving the pure data, and the store to a new file
    2022-11-13 09:00:03下载
    积分:1
  • 自己动手制作DSP仿真器
    自己动手制作DSP仿真器-have to make their own DSP simulator
    2022-04-30 20:25:56下载
    积分:1
  • classic Verilog language
    经典的verilog语言学习课件,介绍了语言的基础知识,和实际中该语言的应用包括DSP 设计中的各个方面.-classic Verilog language-learning courseware, introduced a basic knowledge of language, and the reality of the language of applications including DSP design in all its aspects.
    2023-05-25 23:45:03下载
    积分:1
  • image restoration using different methods
    image restoration using different methods
    2023-07-11 20:30:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载