登录
首页 » Verilog » 基于UVM的 CRC电路验证程序

基于UVM的 CRC电路验证程序

于 2022-02-13 发布 文件大小:5.75 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

基于UVM的CRC电路验证程序,包含基本的CRC电路模块,testbench,给出了UVM的实现

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mig_7series_v1_9
    DDR3控制器源码,针对XilinxFPGA的DDR3控制器的源码,已经验证通过。(DDR3 Controller,complete DDR3 controll,have pass verificaion.)
    2016-08-16 09:27:43下载
    积分:1
  • LS-versus-MMSE
    这是基于MIMO-OFDM的同步算法研究的源程序。本程序采用的极大似然估计的方法。(This is based on MIMO-OFDM synchronization algorithm source code. The program uses the method of maximum likelihood estimates. )
    2012-12-13 15:32:49下载
    积分:1
  • pll
    说明:  fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • vga_ctl_640x480
    VGA 640x480 driver in verilog
    2010-08-16 02:48:43下载
    积分:1
  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • tb_axi4
    介绍如何使用vivado来调用和封装IP核,测试AXI4总线的三种功能协议。(It describes how to use vivado to call and package IP core test three functions AXI4 bus protocol.)
    2020-07-03 08:40:01下载
    积分:1
  • tlc549
    数字电压表的实现,VHDL语言实现,AD采用TLC549,通过学习,了解AD采集过程(The realization of digital voltage meter, VHDL language, AD using TLC549, by learning to understand the acquisition process AD)
    2009-07-09 09:15:15下载
    积分:1
  • ps2_mouse
    ps2 mouse controller
    2008-09-27 21:29:42下载
    积分:1
  • FPGA_Book_cd
    《无线通信FPGA设计》包含的所有例子源码,包括matlab仿真和verilog源码,本书内容还是非常丰富的,涉及无线通信领域各个方面。不过对于一些比较新的技术,其FPGA实现部分过于简略,难以在工程中实用化。(" Wireless FPGA Design" contains all the examples source code, including the matlab simulation and verilog source code, the contents of this book is still very rich, involved in all aspects of the field of wireless communications. But for some relatively new technology, some of its FPGA implementation is too brief, it is difficult in practical engineering.)
    2009-10-26 14:50:33下载
    积分:1
  • FIFO
    用verilog语言的实现FIFO存储器,以先进先出的方式处理数据(The FIFO memory is implemented in Verilog language, and data is processed in FIFO)
    2017-07-15 09:33:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载