登录
首页 » 电子书 » mentor corp.questa sim vmm sv code

mentor corp.questa sim vmm sv code

于 2022-02-12 发布 文件大小:175.69 kB
0 208
下载积分: 2 下载次数: 1

代码说明:

mentor corp.questa sim vmm sv code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Effective C Third Edition 55 Specific Ways to Improve Your Programs and Designs...
    Effective C++ Third Edition 55 Specific Ways to Improve Your Programs and Designs By Scott Meyers ............................................... Publisher: Addison Wesley Professional Pub Date: May 12, 2005 Print ISBN: 0-321-33487-6 Pages: 320 -Effective C Third Edition 55 Specific Ways to Improve Your Programs and Designs By Scott Me yers .............................. ........... Publisher : Addison Wesley Professional Pub Date : May 12, 2005 Print ISBN : 0-321-33487-6 Pages : 320
    2022-04-28 04:44:04下载
    积分:1
  • Multiple Document Interface Design window
    设计多文档界面窗口-Multiple Document Interface Design window
    2023-04-19 12:20:03下载
    积分:1
  • J2ME在移动设备上的应用,感觉很不错的
    J2ME在移动设备上的应用,感觉很不错的-J2ME mobile device applications, the feeling is very good
    2022-08-17 05:30:52下载
    积分:1
  • c语言图形处理,包含了c语言处理2d图形的简单说明
    c语言图形处理,包含了c语言处理2d图形的简单说明-c language graphics processing, including a deal with 2d graphics c language simple description
    2022-04-18 11:19:16下载
    积分:1
  • 清华大学,严卫
    清华大学严蔚敏数据结构书本各章节算法代码-Tsinghua University, Yan Wei-min data structure algorithm code books
    2022-01-31 03:46:43下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • 北大java教程,据说很不错。可以看看!
    北大java教程,据说很不错。可以看看!-North java tutorial, it is said is pretty good. Can look at!
    2022-08-09 03:53:57下载
    积分:1
  • COM基础入门.分为 COM组件设计与应用 和 用ATL建立轻量级的COM对象,资料来至VCKBASE...
    COM基础入门.分为 COM组件设计与应用 和 用ATL建立轻量级的COM对象,资料来至VCKBASE -COM based portal. COM divided into design and application, and the use of lightweight building ATL COM objects, information to VCKBASE
    2022-05-04 23:27:15下载
    积分:1
  • 我刚开始学习,我感觉很好的上传,希望能为我游泳…
    我刚开始学,感觉不错就上传了,希望对大家游泳-I have just started learning, I feel good on the upload, I hope to swim for the U.S.
    2022-06-14 13:37:03下载
    积分:1
  • 本程序ds_cdma仿真的原理,直接可用,是乐…
    本程序仿真了DS_CDMA的原理,直接可用,是学习CDMA的很好的教程-This procedure DS_CDMA simulation of the principle, directly available, is to learn from the good CDMA Tutorial
    2022-03-01 02:12:16下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载