登录
首页 » VHDL » DDS now to the use of more extensive relative bandwidth, frequency conversion ti...

DDS now to the use of more extensive relative bandwidth, frequency conversion ti...

于 2022-02-12 发布 文件大小:175.86 kB
0 137
下载积分: 2 下载次数: 2

代码说明:

DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • iir
    八阶巴特沃兹iir数字滤波器,四个二阶节,verilog代码实现,多路分时复用(batterworth,iir,8order,four second order section)
    2016-01-27 19:49:47下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • 9. For the key to enter a password lock, assuming that reset after the seven lam...
    9对于输入密码锁的键,假设复位后七个灯显示" 0",使用sw1、sw2、sw3、sw4 4,只需按下并松开任意sw1、sw2键,使七个灯显示值加" 1",只要按下并松开任意sw3、sw4,将使七个灯显示值加" 2"
    2022-10-18 01:25:04下载
    积分:1
  • 41_eth_ddr3_lcd
    说明:  “基于 ROM 的 LCD图片显示实验 ”中利用 FPGA 片上存储资源存储图片,并通过 LCD接口将图片显示到 LCD屏幕上。但是由于 FPGA 片上存储资源有限,只能存储分辨率较小的图片(In the experiment of LCD image display based on ROM, FPGA on-chip storage resources are used to store pictures, and the pictures are displayed on LCD screen through LCD interface. However, due to the limited on-chip memory resources of FPGA, it can only store images with smaller resolution)
    2021-03-21 00:33:00下载
    积分:1
  • GCD
    Verilog 最大公约数设计RTL级代码和芯片设计图(Verilog GCD Design and synthesis layout )
    2021-04-26 15:48:45下载
    积分:1
  • Short-Protograph-Based-LDPC-Codes-
    LDPC码的短循环对LDPC码性能的影响 (Short Protograph-Based LDPC Codes)
    2013-04-21 19:06:42下载
    积分:1
  • clk_generator
    时钟分频代码,PWM产生 RTL 源代码。(clock divider,PWM generator RTL Source Code)
    2013-08-18 09:29:42下载
    积分:1
  • 警卫控制系统,主要 控制 电梯系统 ,通过422通讯格式完成与电梯系统之间的 通讯协议。...
    警卫控制系统,主要 控制 电梯系统 ,通过422通讯格式完成与电梯系统之间的 通讯协议。-Security control system, the main control elevator systems, through to complete the 422 communication format, communication protocol between the elevator system.
    2022-01-25 18:31:08下载
    积分:1
  • 这是led流水灯的vhdl描述,很好的啊
    这是led流水灯的vhdl描述,很好的啊-led s hdl describe
    2022-07-02 00:45:42下载
    积分:1
  • vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0...
    vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0-vhdl, sequence of signal detection module, this module testing 1.11001 million, can be changed to an arbitrary sequence, the output potential of an as detected, otherwise 0
    2022-10-12 22:25:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载