登录
首页 » VHDL » usb 和VGA接口,VHD语言编写,工程文件,可以直接用ISE打开

usb 和VGA接口,VHD语言编写,工程文件,可以直接用ISE打开

于 2022-02-11 发布 文件大小:572.18 kB
0 209
下载积分: 2 下载次数: 1

代码说明:

usb 和VGA接口FPGA程序,主控芯片为xilinx公司的SP3e系列的500E芯片,VHD语言编写,工程文件,可以直接用ISE打开

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • WB_I2C
    Routine for I2C in VHDL
    2009-03-21 03:32:58下载
    积分:1
  • verilog
    VERILOG设计实例,非常详细的例子,有交通灯,频率计,数字跑表等等例子(Verilog design example, a very detailed examples have traffic lights, frequency meter, digital stopwatch, etc. Examples of)
    2008-05-28 22:12:57下载
    积分:1
  • modelsim_ug
    Mentor Graphics ModelSim User s Guide Software v6.3g
    2010-04-18 13:30:25下载
    积分:1
  • wishbone
    wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
    2012-12-05 12:22:24下载
    积分:1
  • tlc549adc
    FPGA AD数据采集模块,实现模拟信号到数字信号转换。(FPGA AD data acquisition module, the analog signal to digital signal conversion.)
    2021-04-14 21:08:55下载
    积分:1
  • rs_enc
    Verilog code for RS-(255,239) encoder.
    2021-04-06 16:19:02下载
    积分:1
  • Signed-Arithmetic-in-Verilog-2001
    有符号数的完整讲义和例子Verilog 2001(Signed Arithmetic in Verilog 2001, paper with examples)
    2011-01-18 17:15:09下载
    积分:1
  • Chebyshev-filter
    利用matlab设计了一个切比雪夫滤波器,并且对滤波器性能进行了仿真分析。(Using the matlab design a chebyshev filter, and has carried on the simulation analysis on filter performance. )
    2013-09-05 20:04:36下载
    积分:1
  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • switch--circuit
    最近交互式电源技术,软交换、同步整流、频率固定(Alternating expressions Power technology recently、Softswitch, synchronous rectification, fixed frequency)
    2013-11-25 15:56:17下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载