-
shouhuoji.vhd
自动售货机程序(Vending machine procedures)
- 2008-04-05 22:08:58下载
- 积分:1
-
Desktop
说明: qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
- 2019-03-16 02:52:26下载
- 积分:1
-
c_fir_ppt
C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design
)
- 2020-07-04 03:00:02下载
- 积分:1
-
COSTAS_LOOP
用verilog编写的科斯塔斯环,希望有帮助(Costas loop written in verilog helpful)
- 2012-10-31 23:01:23下载
- 积分:1
-
cfo_correction
说明: OFDM载波同步,Verilog编写,完全正确!!!(verilog )
- 2020-11-05 21:39:50下载
- 积分:1
-
adder2
此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。(This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.)
- 2010-10-30 15:14:06下载
- 积分:1
-
tiny-dnn-1.0.0a2
说明: 在zedboard上运行的神经网络架构,方便移植。(Run lenet-5 on zedboard)
- 2020-06-23 19:00:02下载
- 积分:1
-
pc104接口的verilog代码,仅供参考
pc104接口的verilog代码,仅供参考-pc104 verilog interface code for reference purposes only
- 2022-12-27 10:00:03下载
- 积分:1
-
adconfig
AD9268的配置Verilog实现,程序用于实现4通道的AD9268的配置(The 4 channel AD9268 configuration)
- 2021-04-15 16:58:54下载
- 积分:1
-
flash
fpga Verilog 控制读写flash (fpga Verilog flash )
- 2015-06-23 14:45:44下载
- 积分:1