1.获得本地时间，以“时：分：秒”显示 ； 2.指定一个开始时间，在该时间到来之后开始计数； 3.以毫秒为最小单位。...

《ACIS的几何造型技术与系统开发》，是开发ACIS系统必备的资料-" ACIS geometric modeling technology and systems development," the development of ACIS system, the information necessary for

vb电子书籍，包含有电子教案、程序代码、正文图片等-vb e-books, including electronic lesson plans, program code, text, photographs, and other

公共对象请求代理结构CORBA 说明、编程及实例 PDF格式-Common Object Request Broker Architecture CORBA note, programming and examples of PDF format

javascript精选教程，详细的介绍了各个函数，还有和ajax的内容-javascript selection of tutorials, detailed descriptions of various functions, as well, and ajax content

刚刚做的片子哈,对新手上路是很有帮助的!Java连接数据的几个注意,很重要的哦-just done the film Kazakhstan, the Getting Started is very helpful! Java Data Link attention to a few, very important! !

对IQ接收器最重要的两个参数,即I和Q两路分量之间的幅度一致性和相位正交性,可采 用如下办法计算:把I、Q 两路信号分别作FFT ,找出频域内信号的幅度,即可算得两路分量的幅度一 致性 把I、Q两路信号合成一个复数信号,作FFT ,对得到的频谱求镜像抑制比(即频域内的信号与信号镜像的幅度比) ,通过镜像抑制比和幅度一致性,可求出接收机的I和Q两路分量之间的相位正交性。-IQ receiver for the two most important parameters, namely I and Q components of two-way consistency between the amplitude and phase orthogonality may be adopted calculated using the following method: to I, Q 2 signals, respectively for FFT, to find a frequency domain signal amplitude, can be considered as two-way component caused by the range of 1 the I, Q 2 signals into one complex signal for FFT, the spectrum demand of the received image rejection ratio (ie, frequency domain signal and magnitude of the signal mirror ratio), through the image rejection ratio and extent of consistency, the receiver can be derived I and Q phase between the two-way component orthogonality.

Visual C++开发工具与调试技巧整理 这里把Visual C++开发工具与调试技巧整理摘录如下，希望对大家有用，省去大家再去搜索的烦恼。-Visual C++ Development tools and debugging techniques here finishing Visual C++ Development tools and debugging techniques are summarized below collated, in the hope that useful to everyone, save everyone the trouble again english.

介绍了此控制器与FPGA接口的控制和HDL (硬件描述语言)实现方法。利用CY7C68013控制器的 Slave F IFO从机方式,用Verilog HDL在FPGA中产生相应的控制信号,实现对数据的快速读写。试验 结果表明此方案传输速度快、数据准确,可扩展到其他需要通过USB进行快速数据传输的系统中-This paper describes the controller and the FPGA interface to control and HDL (hardware description language) implementations. Use CY7C68013 controller Slave F IFO slave mode, using Verilog HDL in the FPGA generate a corresponding control signal to achieve fast read and write data. The results show that this program transmission speed, accurate data can be expanded to other needs through the USB for fast data transfer system

GUI Programming with Python

mysqlMySQL中文参考手册对mysql的用法和命令不熟的人很有用-mysqlMySQL Chinese mysql reference manual for the directions and orders are unfamiliar with the very useful