登录
首页 » Verilog » FPGA编程:基于Verilog实现的DDS波形发生器

FPGA编程:基于Verilog实现的DDS波形发生器

于 2022-01-26 发布 文件大小:17.01 kB
0 174
下载积分: 2 下载次数: 1

代码说明:

用FPGA实现DDS波形发生器。可以实现方波,三角波,正弦波的切换,实现频率的调节。三角波和正弦波均用查表法实现。本文档包括一个主程序的代码,按键和显示的实例化程序代码、调用ROM生成的代码以及正弦波和三角波实现的数据表。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16C550-driver
    C源碼16C550 串口驅動,使用中斷收送RS232資料(16C550 UART Driver)
    2020-11-24 19:49:32下载
    积分:1
  • 电路四倍频算法
    说明:  电路四倍频算法,具有去毛刺,整形功能,方向及计数(Circuit quadruple frequency algorithm, with deburring, shaping function)
    2020-06-20 01:00:02下载
    积分:1
  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • 8b10b
    8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
    2021-01-27 09:48:41下载
    积分:1
  • AD
    说明:  FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
    2021-04-14 21:18:55下载
    积分:1
  • 基于FPGA的多路同步脉冲发生器设计1
    说明:  采用FPGA(现场可编程门序列)编写VHDL语言设计多路同步脉冲发生器,对信号进行分频处理,实现四路信号相位相差T/16和T/8的延迟相位输出,实现的四路脉冲与传统的脉冲同步器不同,它具有高集成度,高通用性,容易调整和高可靠性等特点。(Using FPGA (field programmable gate sequence) to write VHDL language to design multi-channel synchronous pulse generator, to divide the frequency of the signal, to achieve the four-way signal phase difference T / 16 and T / 8 delay phase output, the realization of the four-way pulse is different from the traditional pulse synchronizer, it has the characteristics of high integration, high-throughput, easy adjustment and high reliability.)
    2020-03-18 20:52:05下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • Adder4
    本设计是设计了一个4位全加器的内容,是由4个一位全加器串联而成的(The design is to design a full adder 4 content, is one of four full adder in series from the)
    2009-05-11 19:50:58下载
    积分:1
  • IEEE Standard for Verilog 2005
    说明:  verilog 2005 IEEE 标准手册(IEEE Standard for Verilog 2005 Hardware Description Language)
    2020-02-10 22:07:05下载
    积分:1
  • 13.3_Tracing
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动跟踪(System Generator based image processing engineering, multimedia processing on FPGA source, video-based motion tracking)
    2020-11-04 17:39:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载