-
tcdg
Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
- 2014-01-29 15:57:35下载
- 积分:1
-
udp
说明: 网口UDP的FPGA仿真代码,经过测试能够实现预想功能(etherneit udp verilog fpga code)
- 2020-05-26 21:55:04下载
- 积分:1
-
cpu_code_8051
vhdl code for 8051 processor
- 2010-06-25 15:16:07下载
- 积分:1
-
generate-coordinates
使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
- 2013-08-28 11:03:46下载
- 积分:1
-
cyclonev_mst_fifo32_1.1
说明: ftdi600 usb3.0 官方参考设计(Ftdi600 USB3.0 official reference design)
- 2020-09-02 12:11:15下载
- 积分:1
-
IEEE Standard for Verilog 2005
IEEE Standard for Verilog 2005
- 2017-06-05 13:53:12下载
- 积分:1
-
I2C MASTER
I2C verilog code
I2C僅使用兩個雙向開漏線,串列資料線(SDA)和串列時鐘線(SCL),上拉了電阻。使用的典型電壓是+5 V或+3.3 V(雖然其他電壓系統也是允許的)。
在I2C參考設計中,使用7位或10位(取決於所使用的裝置)位址空間。普通I2C匯流排速度為100 kbit / s的標準模式和10 kbit / s的低速模式,但任意低時脈速率也是允許的。 I2C的最新修訂可以承載更多的節點,並以更快的速度執行[b]。這些速度被更廣泛地使用在嵌入式系統中而不是PC上。I2C也有其他的特性,例如16位元尋址。(I2C verilog code
I2C (Inter-Integrated Circuit))
- 2019-03-20 19:25:23下载
- 积分:1
-
CfgDDS_9910
dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
- 2015-04-21 22:03:50下载
- 积分:1
-
can-lite-vhdl-master
说明: CAN VHDL Code. Behavioral implementation of CAN bus interface.
- 2021-01-19 21:48:41下载
- 积分:1
-
可编程波发生器
这是波发生器的顶层。它直接实例化 I/O 垫和实现设计所需的所有子模块。
- 2023-01-25 04:20:04下载
- 积分:1