-
DE2-chinese-user-manual
友晶 altera DE2开发板中文用户手册,对DE2开发板的完整介绍。(DE2 development board Chinese user manual, a complete description of the DE2 board.)
- 2012-04-12 10:28:30下载
- 积分:1
-
CNA总线协议控制器Verilog
This CAN Controller was tested with the Bosch VHDL Reference Model and
passed all the tests. Because of the licensing issue it can not be
published on the Opencores web site.
The Can Controller was also implemented in real HW (12 boards
were constantly talking to each other).
The included test bench is not a real test bench and should be improved.
However a volunteer is needed for such a job. I can provide some help
but am not willing to write it by myself.
- 2022-05-26 04:35:56下载
- 积分:1
-
ad73311
AD73311芯片的控制和数据程序,用于控制音频AD芯片。(AD73311 chip control and data program)
- 2021-02-01 23:20:00下载
- 积分:1
-
fpga实现AD控制器模拟数字系统的重要组成部分
包含如何实现AD控制器的准确思路 介绍了Ad控制器的相关重要指标 verilog编写 完成的测试平台 综合报告 时序仿真图 仿真报告开发环境ISE(xilinx)fpga搭建系统不可缺少的典型模块
- 2022-01-24 09:17:47下载
- 积分:1
-
GAL
有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
- 2013-07-09 22:50:01下载
- 积分:1
-
FPGA中乘法器的使用
乘法器在FPGA中,使用的非常多,里面非常详细的介绍了乘法器的使用,源代码,仿真,MATLAB程序,
- 2022-02-28 10:51:12下载
- 积分:1
-
freq_meter
使用verilog写的频率计,可切换档位(Frequency counter using verilog write switch stalls)
- 2012-12-08 00:54:56下载
- 积分:1
-
41_eth_ddr3_lcd
说明: “基于 ROM 的 LCD图片显示实验 ”中利用 FPGA 片上存储资源存储图片,并通过 LCD接口将图片显示到 LCD屏幕上。但是由于 FPGA 片上存储资源有限,只能存储分辨率较小的图片(In the experiment of LCD image display based on ROM, FPGA on-chip storage resources are used to store pictures, and the pictures are displayed on LCD screen through LCD interface. However, due to the limited on-chip memory resources of FPGA, it can only store images with smaller resolution)
- 2021-03-21 00:33:00下载
- 积分:1
-
BPSK
FPGA实现BPSK调制,带Modelsim仿真,实际系统测试通过,载波信号,调制波信号频率可调(FPGA implementation BPSK modulation with Modelsim simulation, the actual system test, the carrier signal, modulated wave signal frequency adjustable)
- 2020-10-30 22:09:56下载
- 积分:1
-
VHDL-DDS
基于FPGA的DDS信号源设计,32位相位累加器,产生可调频率(FPGA-based DDS signal source design, 32-bit phase accumulator to generate tunable frequency)
- 2013-06-27 15:16:15下载
- 积分:1