登录
首页 » 电子书 » Visual C++ 串口通信技术与工程实践

Visual C++ 串口通信技术与工程实践

于 2022-01-25 发布 文件大小:10.94 MB
0 168
下载积分: 2 下载次数: 1

代码说明:

Visual C++ 串口通信技术与工程实践-Visual C++ Serial communications technology and engineering practice

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 学习MFC的好例1
    学习MFC的好例子1-learning a good example of a
    2022-08-24 15:41:05下载
    积分:1
  • 这个很重要 可以好好帮助 不信你可以下来看看 真的很好 看看哦...
    这个书很重要 可以好好帮助 不信你可以下来看看 真的很好 看看哦-this very important book which can help not believe you can look down to see really good oh
    2022-09-01 14:35:03下载
    积分:1
  • MPEG
    MPEG-II播放动态链接库的使用样例-MPEG-II player of the dynamic link library use sample
    2022-03-15 22:29:02下载
    积分:1
  • PHP 编程手册, 里面讲的知识点很全面,适合初学者
    PHP 编程手册, 里面讲的知识点很全面,适合初学者-PHP programming manual, which speak very comprehensive knowledge points, suitable for beginners
    2023-02-15 06:25:03下载
    积分:1
  • Compiler under Linux at apache+ Mysql+ Php manual details the environment.
    在Linux下编译apache+mysql+php环境的详细手册。-Compiler under Linux at apache+ Mysql+ Php manual details the environment.
    2022-12-17 20:55:02下载
    积分:1
  • 《地理信息系统设计》中的配套powerpoint文档
    《地理信息系统设计》书中的配套powerpoint文档
    2022-03-02 18:30:06下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • 一本关于软件保护技术的籍,值得一看哟
    一本关于软件保护技术的书籍,值得一看哟-a software protection technology on the books, an eye-catcher yo
    2022-07-02 16:14:48下载
    积分:1
  • 哲学
    哲学-数理哲学导论[罗素]。高级程序员必修课-Philosophy- An Introduction to Mathematical Philosophy [Russell]. Compulsory advanced programmers
    2022-04-27 14:33:52下载
    积分:1
  • C Primer更#
    C# Primer Plus
    2023-01-25 14:40:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载