Visual C++ 6 for Dummies by Charles Wright

关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest

MFC 函数实用手册-MFC API applied manual

第三代移动通信系统及其仿真。有详细说明的PDF

SQL2000书籍:高级编程技术, 适宜初学者,是入门帮手,特别是对数据库的架设有重要的介绍. -SQL2000 books : Advanced Programming technology, suitable for beginners, is the entry helper, especially the erection of the database is important presentation.

oracle9i-PerformanceTuning经典官方教材,

在WORD 中，自动删除 空段落的一段原代码。-In the WORD, the auto-delete the empty section of the paragraphs of the original code.

Windows 环境下的设备驱动程序设计-environment of Windows Device Driver Design

core java 的源代码 可以配合core java 使用-core java source code will be in line with the use of core java

嵌入式C标准研究报告 很好的资料 欢迎下载哦 h-Embedded C standard research reports, information on good welcome to download Oh h

第4章 应用系统设计 4.1 系统设计概述 4.2 ARM920T简介 4.3 S3C2410X处理器详解 4.4 单元电路设计 4.5 存储器系统设计 4.6 JTAG调试接口设计 4.7 综合训练之通过JTAG访问外设 -Chapter 4 Application System Design System Design overview 4.1 Introduction 4.2 ARM920T processor 4.3 S3C2410X unit 4.4 Detailed Circuit Design System 4.5 Memory 4.6 JTAG debug interface design 4.7 Comprehensive training visit peripherals through the JTAG