登录
首页 » VHDL » Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

于 2022-01-21 发布 文件大小:523.83 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

数字跑表 该跑表具有启动、复位、暂停、暂停后继续计时等功能 能显示的秒计数时间精确到小数点后第二位,即能显示**.**s 按钮设置防抖-Digital stopwatch in the stopwatch with start, reset, suspend, suspended after the time and other functions can show the seconds counting time accurate to the second place after the decimal point, that can show**.** s Anti-Shake button settings

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • (Avalon-ST)-interface_from_liu
    IP 核的接口(The Avalon® Streaming (Avalon-ST) interface)的使用说明,和程序(IP core interface (The Avalon Streaming (Avalon-ST) interface) instructions for use, and procedures)
    2012-09-16 13:41:57下载
    积分:1
  • 递增方式在4位数码管上向上计数显示从0000
    递增方式在4位数码管上向上计数显示从0000-0001->0002……..9999….0000….0001…. -- 利用CPLD设计了一个4位十进制计数器,并用数码管显示当前计数值-Incremental approach in the four counts upward digital tube display from 0000-0001-
    2022-11-11 14:10:03下载
    积分:1
  • 简单电子玩具的感知模块程序设计,通过外部输入信号改变内部信号.从而改变玩具的状态
    简单电子玩具的感知模块程序设计,通过外部输入信号改变内部信号.从而改变玩具的状态-simple electronic toys perception module programming, through external input signal a change in the internal signal. In order to change the state of toys
    2022-03-05 12:17:08下载
    积分:1
  • 基于Verilog 的电子日历与电子时钟程序,可以进行调日期、星期、时间的分钟与小时,通过几种模式来显示日历与时间。...
    基于Verilog 的电子日历与电子时钟程序,可以进行调日期、星期、时间的分钟与小时,通过几种模式来显示日历与时间。-Verilog-based electronic calendar and e-clock procedures, can be adjusted date, week, time of minutes and hours, through several models to display a calendar and time.
    2022-02-02 07:03:46下载
    积分:1
  • RS_Encoder
    具有16个校验位的RS编码器,在FPGA上实现。(With 16 RS encoder, the parity bit in the FPGA.)
    2012-08-06 11:52:37下载
    积分:1
  • ces_svtb_2011.12
    synopse sv培训lab,是学习systemverilog非常好的资料,放心下载。(synopsis sv training lab)
    2021-04-19 11:18:51下载
    积分:1
  • code
    浙江大学体系结构实验代码 实现流水线的forwarding(Architecture, Zhejiang University Experimental code pipeline forwarding)
    2020-09-26 11:57:46下载
    积分:1
  • design through verilog hdl
    design through verilog hdl
    2023-04-07 06:25:04下载
    积分:1
  • rams
    说明:  combinatorial modules
    2019-04-13 19:41:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载