matlab在数据包络分析中的应用及程序
系统的介绍了包络分析在实际中的应用,介绍了matlab进行包络分析的方法,并附有源程序供科研人员学习这是一个分式规划问题。若令则()可化为等价的线性规划问题:线性规划()的解和称为的最佳权向量,它们是使的效率值达到最大值的权向量。注意:作为线性规划的解,和不是唯一的义()若线性规划()的解满足:,则称为弱有效的;()若线性规划()的解中存在解并且则称为有效的。为了便于检验的有效性,一般考虑()的对偶模型的等式形式(带有松弛变量目具有非阿基米德无穷小)∑∑其中是项输入的松弛变量是项输出的松弛变量;是个的组合系数;;是个很小的止数(般取)。定理设线性规划(的最优解为则()若为弱有效()的;()若且则为有效()的程序由上一节知,要计算一个的相对效率值并讨论其(弱)有效性,须解一个线性规划若要计算所有的相对效率值,则须解个线性规划,其计算量比较大,一般须利用计算机进行计算。我们利用数学软件编写了解模型()和(的程序,比较方便地解决了的计算量大和计算复杂的问题是由公司用语言编写的著名的工程数学应用软件。它自牛推向市场以来,历经十几年的发展和竞争,现已成为国际认可的最优化的科技应用软件。目前,口经成为世界上诸多科技领域的基本应用软件。在国内、外的很多高等院校和科研机构已经十分普及。熟练地运用已成为晑校师生及科研人员的基本技能强大的矩阵运算能力和方便、直观的编程功能是我们选择它作为编写应用程序的原因。诚然,或是解线性规划问题的专业软件,但它们缺乏方便的编程功能和矩阵输入功能,在解一系列线性规划时,它们不如方便。此外,它们的普及程度远不如因此,我们认为是编写应用程序的最佳软件之一。所解的线性规划的标准形式是板小化问题:其中,是变量,是目标函数的系数向量,是不等式约枣的系数矩阵,是等式约束的系数矩阵,和分别是变量的下界和上界解线性规划()的语句为如果要解极大化问题,只须解极小化问题卜面,我们给出模型和(的程序。程序模型的程序)用户输入多指标输入矩阵用户输入多指标输出矩阵解线性规划,得的最佳权向量求出的相对效率值输出最佳权向量输出相对效率值输出投入权向量输出产出权向量程序模型(的程序)用户输入多指标输入矩阵用户输入多指标输出矩阵定义非阿基米德无穷小解线性规划,得的最佳权向量输出最佳权向量输出输出输出输出以上两个程序十分便于使用。用户只须输入多指标输入矩阵和输出矩阵,目可得到所需的结果。程序的应用设有某大学的同类型的五个系在一学年内的投入和产出的数据如下投教职工(人)教职工工资(万元)入运转经费(万元)毕业的本科生:(人)毕业的研究生(人)出发表的论文(篇)完成的科研项目(项)其中,运转经费指一学年內维持该系正常运转的各和费用,如行政小公费、图书资料费、差旅费等等。由程序,得到各系的相对效率值:以及各项投入和产出的权向量中定义,和至少是弱有效的和是非弱有效的。为了确认和的有效性并分析和非有效的原因,须利用模型(。由程序,得本问题的解:由以上解可看出:和的解中且松弛变量故由定理知,这几个系是相对有效的。和的非有效性也可以在以上解中看得一清二楚。以为例,根据有效性的经济意义,在不减少各项输出的前提下,构造一个新的投入的投入按比例减少到原投入的)倍,)并且(由非零的松弛变量可知)还可以进一步减少教职工工资万元、减少运转费用万元、多培养本科生人多完成项科研项目。对的非有效性可作类似的经济解释。结束语本文利用数学软件编写了便于使用的的计算程序,使计算量大和计算复杂的问题得到较好的解决。本文只对的模型进行了讨论。对于的另一个重要模型一模型,只须在模型(。中增加约東条件∑A,程序作相应的修攻即可。本文的程序为的理论研究和实际应用提供了方便、快捷的计算工具。参考文献:魏权龄评价相对有效性的方法北京:中国人民大学出版社盛旧瀚等里论、方法与应用北京:科学出版社,许波,刘征工程数学应用北京:清华大学出版社,
- 2020-12-11下载
- 积分:1
verilog_IEEE官方标准手册-2005_IEEE_P1364
The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group
- 2020-12-11下载
- 积分:1