登录
首页 » Verilog » verilog HDL

verilog HDL

于 2020-09-04 发布
0 285
下载积分: 1 下载次数: 4
我要下载

代码说明：

说明：  DS18B20温度模块，LCD1602显示(DS18B20 Temperature Module, LCD1602 Display)

文件列表：

verilog HDL, 0 , 2014-07-04
verilog HDL\DS1802, 0 , 2014-06-24
verilog HDL\DS1802\da0832.v, 1575 , 2014-06-24
verilog HDL\DS1802\da0832.v.bak, 703 , 2014-06-24
verilog HDL\DS1802\da18.asm.rpt, 7835 , 2014-06-24
verilog HDL\DS1802\da18.cdf, 320 , 2014-06-24
verilog HDL\DS1802\da18.done, 26 , 2014-06-24
verilog HDL\DS1802\da18.dpf, 1179 , 2014-06-24
verilog HDL\DS1802\da18.fit.rpt, 178115 , 2014-06-24
verilog HDL\DS1802\da18.fit.smsg, 513 , 2014-06-24
verilog HDL\DS1802\da18.fit.summary, 593 , 2014-06-24
verilog HDL\DS1802\da18.flow.rpt, 8211 , 2014-06-24
verilog HDL\DS1802\da18.map.rpt, 53006 , 2014-06-24
verilog HDL\DS1802\da18.map.smsg, 405 , 2014-06-24
verilog HDL\DS1802\da18.map.summary, 457 , 2014-06-24
verilog HDL\DS1802\da18.pin, 20250 , 2014-06-24
verilog HDL\DS1802\da18.pof, 524475 , 2014-06-24
verilog HDL\DS1802\da18.qpf, 1260 , 2014-06-24
verilog HDL\DS1802\da18.qsf, 4611 , 2014-06-24
verilog HDL\DS1802\da18.sof, 358317 , 2014-06-24
verilog HDL\DS1802\da18.sta.rpt, 696995 , 2014-06-24
verilog HDL\DS1802\da18.sta.summary, 4593 , 2014-06-24
verilog HDL\DS1802\da18.v, 542 , 2019-05-28
verilog HDL\DS1802\da18.v.bak, 304 , 2014-06-24
verilog HDL\DS1802\db, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.cdb, 2012 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.hdb, 1101 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.cdb, 44832 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.hdb, 3250 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.cdb, 16937 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.hdb, 2489 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.cdb, 5900 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.hdb, 1779 , 2014-06-24
verilog HDL\DS1802\db\da18.amm.cdb, 541 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.qmsg, 2184 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.rdb, 1407 , 2014-06-24
verilog HDL\DS1802\db\da18.asm_labs.ddb, 11843 , 2014-06-24
verilog HDL\DS1802\db\da18.cbx.xml, 86 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.bpm, 831 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.cdb, 70605 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.hdb, 19204 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.kpt, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.logdb, 15176 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.rdb, 21475 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp_merge.kpt, 201 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd, 746340 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd, 745247 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd, 740378 , 2014-06-24
verilog HDL\DS1802\db\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\db\da18.fit.qmsg, 32721 , 2014-06-24
verilog HDL\DS1802\db\da18.hier_info, 6304 , 2014-06-24
verilog HDL\DS1802\db\da18.hif, 3888 , 2014-06-24
verilog HDL\DS1802\db\da18.idb.cdb, 9158 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.html, 1588 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.rdb, 491 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.txt, 1926 , 2014-06-24
verilog HDL\DS1802\db\da18.map.bpm, 794 , 2014-06-24
verilog HDL\DS1802\db\da18.map.cdb, 20473 , 2014-06-24
verilog HDL\DS1802\db\da18.map.hdb, 18502 , 2014-06-24
verilog HDL\DS1802\db\da18.map.kpt, 5908 , 2014-06-24
verilog HDL\DS1802\db\da18.map.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.map.qmsg, 22241 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.cdb, 1160 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.hdb, 9277 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.cdb, 69273 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.hdb, 15598 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv.hdb, 15467 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg.cdb, 69775 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg_swap.cdb, 1339 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.cdb, 28163 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.hdb, 16655 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry_dsc.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.smart_action.txt, 6 , 2014-06-24
verilog HDL\DS1802\db\da18.smp_dump.txt, 2884 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.qmsg, 102622 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.rdb, 51148 , 2014-06-24
verilog HDL\DS1802\db\da18.sta_cmp.8_slow_1200mv_85c.tdb, 74031 , 2014-06-24
verilog HDL\DS1802\db\da18.syn_hier_info, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_0c.ddb, 148200 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_85c.ddb, 147904 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fast_1200mv_0c.ddb, 319194 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_0c.ddb, 322669 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_85c.ddb, 322212 , 2014-06-24
verilog HDL\DS1802\db\da18.tis_db_list.ddb, 231 , 2014-06-24
verilog HDL\DS1802\db\logic_util_heursitic.dat, 22308 , 2014-06-24
verilog HDL\DS1802\db\prev_cmp_da18.qmsg, 160270 , 2014-06-24
verilog HDL\DS1802\incremental_db, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.cdb, 29719 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.dfp, 33 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.hdb, 18932 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.kpt, 199 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.logdb, 4 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.rcfdb, 34011 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.cdb, 20314 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.dpi, 1261 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.hbdb.cdb, 604 , 2014-06-24

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

  • 时频分析
    说明：  截获接收机采用时频分析进行跳频通信的参数估计程序(Intercepting the parameter estimation procedure of the receiver for time-frequency analysis for frequency hopping communication)
    2019-04-20 14:19:54下载
    积分：1
  • CC-Link IE控制网络
    说明：  cclink -ie 通讯手册 ，需要的朋友可以看一看(cclink -ie Communication manual)
    2021-04-22 11:48:49下载
    积分：1
  • lfm及其模糊函数
    实现了lfm信号的仿真，可以对其频谱和时域波形进行分析，并且仿真了其模糊函数，可以分析其雷达性能。(The simulation of LFM signal is realized, and its spectrum and time domain waveform can be analyzed, and its ambiguity function can be simulated to analyze its radar performance.)
    2020-12-17 08:59:11下载
    积分：1
  • Smart-Antennas-For-Wireless-
    描述了智能天线在无线通信环境下的各种应用。(Describes a smart antenna in a wireless communication environment, a variety of applications.)
    2013-09-09 20:30:32下载
    积分：1
  • SC_FDMA
    应用MATLAB编程，LTE系统中上行链路SC-FDMA信号生成的程序(Application of MATLAB programming, LTE system uplink SC-FDMA signal generation process)
    2008-05-12 11:43:03下载
    积分：1
  • mimo_capcity
    说明：  MIMO 信道容量的仿真 和单天线相比 多天线的信道容量仿真比较 绝对可以运行(MIMO channel capacity of the simulation and compared to single-antenna multi-antenna channel capacity can run a simulation comparing the absolute)
    2021-04-17 15:18:53下载
    积分：1
  • Server_To_Clinet
    MFC写的2个程序，通过socket通信，上下位机的。上位机发送一个名字给下位机，下位机通过查询数据库取得电话号码传回上位机,带详细文档。(MFC write two procedures, through the socket communication, next-bit machine. PC to send a name to the next crew, the next crew by querying the database to obtain the phone numbers return PC)
    2013-06-15 22:53:40下载
    积分：1
  • c03
    该程序实现水声信道的模拟方法及性能分析，提出了一种信的水声信道模型(The program implements underwater acoustic channel simulation methods and performance analysis, presents a letter of underwater acoustic channel model)
    2020-07-04 05:40:02下载
    积分：1
  • 20160221005435_DownloadSDK_Demo2
    一个DELPHI使用迅雷SDK下载文件的小例子.(A small example of using DELPHI to download files with the Thunder SDK.)
    2017-04-09 11:50:26下载
    积分：1
  • sd模型
    完整的Verilog验证模型，包括设备完整的状态。(Complete verilog Verification Model)
    2020-06-16 09:00:01下载
    积分：1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载

热门标签

Visual C++ matlab C/C++ Java Others Unix_Linux EasyLanguage易语言 Visual Basic C# PDF C++ Delphi VHDL ASP WINDOWS
热门下载

Copyright© 2019-2026 | Powered by Imdn | 浙ICP备16007336号 | IMDN交流 | 联系客服（QQ：3324461878）

本网站资源收集自网络及网站用户上传，若有侵权请邮件至（3324461878@qq.com），核实后我们会在24小时内删除，谢谢！