登录
首页 » VHDL » ALU_74181_me

ALU_74181_me

于 2020-11-11 发布 文件大小:188KB
0 236
下载积分: 1 下载次数: 0

代码说明:

  学习ALU的设计方法。 2、用HDL语言采用行为描述的方法完成74181的逻辑设计 。(Learn the design method of ALU. 2, use HDL language to use behavioral description method to complete 74181 logical design.)

文件列表:

ALU_74181_me\ALU_74181_me.done, 26 , 2018-05-16
ALU_74181_me\ALU_74181_me.eda.rpt, 2610 , 2018-05-16
ALU_74181_me\ALU_74181_me.flow.rpt, 8389 , 2018-05-16
ALU_74181_me\ALU_74181_me.map.rpt, 23343 , 2018-05-16
ALU_74181_me\ALU_74181_me.map.summary, 468 , 2018-05-16
ALU_74181_me\ALU_74181_me.qpf, 1265 , 2018-05-14
ALU_74181_me\ALU_74181_me.qsf, 3567 , 2018-05-22
ALU_74181_me\ALU_74181_me.v, 1823 , 2018-05-16
ALU_74181_me\ALU_74181_me.v.bak, 860 , 2018-05-14
ALU_74181_me\ALU_74181_me_nativelink_simulation.rpt, 1034 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.(0).cnf.cdb, 7187 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.(0).cnf.hdb, 1808 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cbx.xml, 94 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp.hdb, 13193 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp.rdb, 5304 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp_merge.kpt, 210 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.db_info, 137 , 2018-05-14
ALU_74181_me\db\ALU_74181_me.eda.qmsg, 2418 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.hier_info, 3935 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.hif, 775 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.html, 430 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.rdb, 387 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.txt, 1060 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.bpm, 774 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.cdb, 9708 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.hdb, 12967 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.kpt, 207 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.logdb, 4 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.qmsg, 12280 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.cdb, 1110 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.hdb, 8732 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.logdb, 4 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.pre_map.cdb, 7225 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.pre_map.hdb, 9795 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv.hdb, 9783 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv_sg.cdb, 6819 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv_sg_swap.cdb, 176 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sgdiff.cdb, 10079 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sgdiff.hdb, 9900 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sld_design_entry.sci, 196 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sld_design_entry_dsc.sci, 196 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.smart_action.txt, 8 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.syn_hier_info, 0 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.tis_db_list.ddb, 212 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.tmw_info, 58 , 2018-05-22
ALU_74181_me\db\logic_util_heursitic.dat, 0 , 2018-05-16
ALU_74181_me\db\prev_cmp_ALU_74181_me.qmsg, 12280 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.db_info, 137 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.cdb, 9802 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.dpi, 698 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.hdb, 12586 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.kpt, 210 , 2018-05-16
ALU_74181_me\incremental_db\README, 653 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me.vt, 2566 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me.vt.bak, 2566 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do, 555 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak1, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak2, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak3, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak4, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak5, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak6, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak7, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak8, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\modelsim.ini, 11083 , 2018-05-16
ALU_74181_me\simulation\modelsim\msim_transcript, 1713 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\verilog.prw, 4988 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\verilog.psm, 33872 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.dat, 2832 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.dbs, 7048 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.vhd, 606 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\verilog.prw, 3242 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\verilog.psm, 10784 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.dat, 996 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.dbs, 2156 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.vhd, 100 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_info, 785 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_vmake, 26 , 2018-05-16
ALU_74181_me\simulation\modelsim\vsim.wlf, 40960 , 2018-05-22
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_temp, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work, 0 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim, 0 , 2018-05-16
ALU_74181_me\db, 0 , 2018-05-22
ALU_74181_me\incremental_db, 0 , 2018-05-16
ALU_74181_me\simulation, 0 , 2018-05-16
ALU_74181_me, 0 , 2018-05-16

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • frmGoodsInventoryDetail
    说明:  实现TCP/IP通信的服务器端代码,帮助学习C#以及实现TCP通信(Server-side code to realize TCP/IP communication, help to learn C# and realize TCP communication)
    2020-06-25 06:40:01下载
    积分:1
  • 插值与拟合
    文件是用于MATLAB编程中常用的数据插值和拟合的代码。(File is the code for data interpolation and fitting commonly used in MATLAB programming.)
    2020-06-25 09:40:02下载
    积分:1
  • mqtt_test
    说明:  mqtt 前端连接通讯含DEMO和测试功能(The front-end connection communication of mqtt includes DEMO and test functions)
    2019-01-17 10:08:44下载
    积分:1
  • Selection criterion for matching
    Selection criterion for matching area in gravity aided navigation
    2018-12-26 12:21:55下载
    积分:1
  • ENGINEERING_OPTICS_WITH_MATLAB
    Ebook about fourier optics
    2011-06-08 02:46:34下载
    积分:1
  • 2401
    ds2401读序列号程序、模拟2401、2401Atmega128读序列号(Ds2401 read serial number program, analog 2401, 2401Atmega128 read serial number)
    2020-10-26 14:40:00下载
    积分:1
  • DELPHI C/S结构网络在线考试程序
    DELPHI C/S结构网络在线考试程序,先运行服务端后再启动客户端,若对Delphi比较熟悉,你可以此源码为基础,完整出一个完整的在线考试系统。
    2022-03-24 22:50:41下载
    积分:1
  • oSIP开发者手册 选择自 IOKE 的 Blog 关键字 oSIP开发者手册
    oSIP开发者手册 选择自 IOKE 的 Blog 关键字 oSIP开发者手册 -oSIP manual developers choose IOKE"s blog keyword oSIP Development Manual
    2022-03-16 21:59:34下载
    积分:1
  • 盲信号处理
    利用winner滤波器进行盲解卷积和相关报告(Blind deconvolution using Winner filter)
    2020-06-23 09:00:02下载
    积分:1
  • Regression procedures
    本源码为一元回归程序-Regression procedures
    2022-07-13 06:47:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载