登录
首页 » VHDL » ALU_74181_me

ALU_74181_me

于 2020-11-11 发布 文件大小:188KB
0 257
下载积分: 1 下载次数: 0
我要下载

代码说明：

  学习ALU的设计方法。 2、用HDL语言采用行为描述的方法完成74181的逻辑设计 。(Learn the design method of ALU. 2, use HDL language to use behavioral description method to complete 74181 logical design.)

文件列表：

ALU_74181_me\ALU_74181_me.done, 26 , 2018-05-16
ALU_74181_me\ALU_74181_me.eda.rpt, 2610 , 2018-05-16
ALU_74181_me\ALU_74181_me.flow.rpt, 8389 , 2018-05-16
ALU_74181_me\ALU_74181_me.map.rpt, 23343 , 2018-05-16
ALU_74181_me\ALU_74181_me.map.summary, 468 , 2018-05-16
ALU_74181_me\ALU_74181_me.qpf, 1265 , 2018-05-14
ALU_74181_me\ALU_74181_me.qsf, 3567 , 2018-05-22
ALU_74181_me\ALU_74181_me.v, 1823 , 2018-05-16
ALU_74181_me\ALU_74181_me.v.bak, 860 , 2018-05-14
ALU_74181_me\ALU_74181_me_nativelink_simulation.rpt, 1034 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.(0).cnf.cdb, 7187 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.(0).cnf.hdb, 1808 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cbx.xml, 94 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp.hdb, 13193 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp.rdb, 5304 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.cmp_merge.kpt, 210 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.db_info, 137 , 2018-05-14
ALU_74181_me\db\ALU_74181_me.eda.qmsg, 2418 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.hier_info, 3935 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.hif, 775 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.html, 430 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.rdb, 387 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.lpc.txt, 1060 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.bpm, 774 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.cdb, 9708 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.hdb, 12967 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.kpt, 207 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.logdb, 4 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map.qmsg, 12280 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.cdb, 1110 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.hdb, 8732 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.map_bb.logdb, 4 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.pre_map.cdb, 7225 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.pre_map.hdb, 9795 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv.hdb, 9783 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv_sg.cdb, 6819 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.rtlv_sg_swap.cdb, 176 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sgdiff.cdb, 10079 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sgdiff.hdb, 9900 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sld_design_entry.sci, 196 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.sld_design_entry_dsc.sci, 196 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.smart_action.txt, 8 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.syn_hier_info, 0 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.tis_db_list.ddb, 212 , 2018-05-16
ALU_74181_me\db\ALU_74181_me.tmw_info, 58 , 2018-05-22
ALU_74181_me\db\logic_util_heursitic.dat, 0 , 2018-05-16
ALU_74181_me\db\prev_cmp_ALU_74181_me.qmsg, 12280 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.db_info, 137 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.cdb, 9802 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.dpi, 698 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.hdb, 12586 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions\ALU_74181_me.root_partition.map.kpt, 210 , 2018-05-16
ALU_74181_me\incremental_db\README, 653 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me.vt, 2566 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me.vt.bak, 2566 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do, 555 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak1, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak2, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak3, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak4, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak5, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak6, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak7, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\ALU_74181_me_run_msim_rtl_verilog.do.bak8, 595 , 2018-05-16
ALU_74181_me\simulation\modelsim\modelsim.ini, 11083 , 2018-05-16
ALU_74181_me\simulation\modelsim\msim_transcript, 1713 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\verilog.prw, 4988 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\verilog.psm, 33872 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.dat, 2832 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.dbs, 7048 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me\_primary.vhd, 606 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\verilog.prw, 3242 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\verilog.psm, 10784 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.dat, 996 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.dbs, 2156 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst\_primary.vhd, 100 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_info, 785 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_vmake, 26 , 2018-05-16
ALU_74181_me\simulation\modelsim\vsim.wlf, 40960 , 2018-05-22
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\@a@l@u_74181_me_vlg_tst, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work\_temp, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim\rtl_work, 0 , 2018-05-16
ALU_74181_me\incremental_db\compiled_partitions, 0 , 2018-05-16
ALU_74181_me\simulation\modelsim, 0 , 2018-05-16
ALU_74181_me\db, 0 , 2018-05-22
ALU_74181_me\incremental_db, 0 , 2018-05-16
ALU_74181_me\simulation, 0 , 2018-05-16
ALU_74181_me, 0 , 2018-05-16

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

  • 用VHDL进行的dds系统设计，包括键盘输入和ＬＣＤ显示，编译通过了...
    用VHDL进行的dds系统设计，包括键盘输入和ＬＣＤ显示，编译通过了-Dds carried out using VHDL system design, including the keyboard and LCD display, the compiler through the
    2022-03-04 15:26:20下载
    积分：1
  • DSP_Pwm
    SPWM生成 单相 三相逆变(SPWM generates single-phase, three-phase inverter)
    2017-08-05 18:53:58下载
    积分：1
  • OV5640_datasheet.pdf
    OV5640 Datasheet. Easy to understand.
    2019-06-18 09:12:52下载
    积分：1
  • frmCheckPwd.designer
    说明：  使用C#编写服务器与客户端界面并用Socket实现通信。(Use C # to write the interface between server and client and use Socket to communicate.)
    2020-06-25 07:20:01下载
    积分：1
  • 中介者模式-基本代码
    sistema de biblioteca hecho en c#
    2020-06-24 18:00:02下载
    积分：1
  • 可以实现应用程序上传到SYBASE数据库，同时客户端自动升级
    可以实现应用程序上传到SYBASE数据库，同时客户端自动升级-Applications can be uploaded to the SYBASE database, and automatically upgrade the client
    2022-02-26 18:10:51下载
    积分：1
  • a good logistics management system, is used to prepare the asp, we can learn fro...
    一个很好的物流管理系统,是用asp编写的,可供大家学习用-a good logistics management system, is used to prepare the asp, we can learn from
    2022-10-11 01:15:02下载
    积分：1
  • i2c_master_slave_pic
    This I2C library contains the following functionalities: - master/slave communication - timeout in case of bus failure - self recovery after timeout - possibility to write one of 32 bytes slave registers In the archive you can find the hardware schematic, some photos of the working platform, the required libraries and an working example. In the example the master MCU writes 2 bytes to the slave MCU which then sums them together. Then the MCU read the result and print it on the LCD. In case of I2C failure, either a TIMEOUT or FAILURE message will be printed on the LCD depending of which line was break. The MCU uses for both master and slave was PIC16F887. It use internal clock at 8Mhz so no cristal is required.
    2017-07-15 03:09:44下载
    积分：1
  • 桃源网络硬盘.Net 5.2 (免费版)主要功能： 1.多用户注册各自使用，互不干予。 2.在自己的空间中上传多文件及大文件进行在线查看管理，可建多级目...
    桃源网络硬盘.Net 5.2 (免费版)主要功能： 1.多用户注册各自使用，互不干予。 2.在自己的空间中上传多文件及大文件进行在线查看管理，可建多级目录存放。 3.文件目录多级共享，可共享整个用户空间。 4.树状显示系统功能和目录结构，操作方便。 5.界面模板和样式自定义并可由用户在前台选择喜爱的空间风格。 6.共享权限可设好友、所有人、指定人，并可指定共享类别、查看密码、列表修改删除下载等权限。 7.用户的共享目录和文件可自行设置外部空间处固顶和精华。 8.可以按名称、时间、大小、类型、注释、子目录等元素组合搜索文件。 9.文件和目录可进行压缩解压ZIP操作，可以批量上传及批量下载文件。-err
    2022-01-24 14:32:52下载
    积分：1
  • 这个是用asp来实现个人注册表单，如果 有什么不对的地方还请各位专家指点！谢谢！...
    这个是用asp来实现个人注册表单，如果 有什么不对的地方还请各位专家指点！谢谢！-this is asp to achieve personal registration form, if what is wrong places also asked the experts to guide! Thank you!
    2023-07-03 20:30:02下载
    积分：1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载

热门标签

Visual C++ matlab C/C++ Java Others Unix_Linux EasyLanguage易语言 Visual Basic C# PDF C++ Delphi VHDL ASP WINDOWS
热门下载

Copyright© 2019-2026 | Powered by Imdn | 浙ICP备16007336号 | IMDN交流 | 联系客服（QQ：3324461878）

本网站资源收集自网络及网站用户上传，若有侵权请邮件至（3324461878@qq.com），核实后我们会在24小时内删除，谢谢！