-
mm
说明: 此文档中主要说明了基于Matlab的时间抽取基2FFT算法的一些注意事项以及程序是可行的。(In this document mainly describes the time taken based on the Matlab-based algorithm 2FFT some attention as well as the procedure is feasible.)
- 2008-03-16 22:18:55下载
- 积分:1
-
相控阵雷达天线模型及仿真
说明: 相控阵雷达天线模型及仿真论文,非常好用,推荐(Phased array radar antenna model and simulation paper, very useful, recommended)
- 2019-04-21 15:46:36下载
- 积分:1
-
Smart-Antennas-For-Wireless-
描述了智能天线在无线通信环境下的各种应用。(Describes a smart antenna in a wireless communication environment, a variety of applications.)
- 2013-09-09 20:30:32下载
- 积分:1
-
xianda-zhang
张贤达的盲信号处理讲义
包括盲源分离,斜投影。联合对角化。非负矩阵分解的介绍(blind source separation by Pro. Zhang xian da.)
- 2011-07-01 23:07:50下载
- 积分:1
-
宽带波形设计
说明: 本文件是基于高斯正弦波行的宽带脉冲波形设计,保证了相对带宽大,衰减满足3db要求(this document is based on the Gaussian line broadband sinusoidal pulse waveform design, ensuring a relatively large bandwidth. attenuation meet the requirements Z)
- 2005-12-30 16:58:42下载
- 积分:1
-
S7-200ytjc
S7-200以太网通讯图文教程
S7-200通过CP243-1或 CP243_1IT接入工业以太网。
S7-200以太网通信主要有以下几种方式:
★ S7-200之间的以太网通信
★ S7-200与S7-300/400之间的以太网通信
★ S7-200与OPC及WINCC的以太网通信 (S7-200 Ethernet communication graphic tutorial
)
- 2011-12-16 15:05:21下载
- 积分:1
-
Chapter3FINAL
Fiber Bragg Grating Book
- 2012-04-24 04:15:41下载
- 积分:1
-
1.56822!lec2
Capacity of Fading Gaussian Channels
- 2011-06-21 23:05:35下载
- 积分:1
-
PDToolbox_matlab-master
说明: 与量子博弈相关演化博弈相关,其中也有复制动态方程的内容(Ternary phase diagram correlation)
- 2019-11-06 10:06:54下载
- 积分:1
-
TheResearchAndIPDesignOfSMBusBasedSmartBattery
本文研究了SMBus
规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下
(Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
- 2009-03-26 12:16:53下载
- 积分:1