登录
首页 » Vivado » Xilinx_ZCU102_Evaluation_Kit-master

Xilinx_ZCU102_Evaluation_Kit-master

于 2020-06-17 发布 文件大小:1409KB
0 242
下载积分: 1 下载次数: 0

代码说明:

  Xilinx zcu102 开发板入门例子,可运行于vivado 2017.4 平台(Xilinx zcu102 development board introduction example, can run on vivado 2017.4 platform)

文件列表:

Xilinx_ZCU102_Evaluation_Kit-master, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\README.md, 83 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\gui_handlers.wdf, 4924 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\java_command_handlers.wdf, 2205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\project.wpc, 117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis.wdf, 5361 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis_details.wdf, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\webtalk_pa.xml, 5428 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1\hw.xml, 772 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\runLed.lpr, 335 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_1.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_10.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_11.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_12.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_13.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_14.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_15.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_16.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_17.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_18.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_19.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_2.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_3.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_4.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_5.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_6.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_7.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_8.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_9.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.Vivado_Implementation.queue.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.begin.rst, 346 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.js, 7306 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.sh, 1623 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\gen_run.xml, 5996 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\htr.txt, 388 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\init_design.pb, 2823 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\opt_design.pb, 8725 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\place_design.pb, 13131 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\project.wdf, 3603 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\route_design.pb, 12652 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.bit, 26510893 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.dcp, 398401 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.tcl, 2279 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.vdi, 26718 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_10592.backup.vdi, 22810 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_12168.backup.vdi, 22707 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_2128.backup.vdi, 22805 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_3416.backup.vdi, 22705 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_8700.backup.vdi, 22841 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_9500.backup.vdi, 22809 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.pb, 30 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpt, 919 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpx, 1034 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_clock_utilization_routed.rpt, 26032 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_control_sets_placed.rpt, 3082 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpt, 1253 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpx, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpt, 1257 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpx, 98 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_io_placed.rpt, 394486 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpt, 13949 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpx, 20798 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_opt.dcp, 397052 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_placed.dcp, 431110 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpt, 9135 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpx, 46564 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_summary_routed.pb, 722 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.pb, 44 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.rpt, 588 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_routed.dcp, 444661 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpt, 7528 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpx, 11697 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.pb, 258 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.rpt, 10117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\rundef.js, 1170 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.bat, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.log, 26098 , 2018-09-18

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 可以打开图片
    可以打开图片-Can open the picture
    2022-04-21 12:58:41下载
    积分:1
  • pso-elm
    说明:  极限学习机,单隐层前馈神经网络,算法源程序。(Extreme learning machine, single hidden layer feedforward neural network, algorithm source code.)
    2020-10-29 20:04:01下载
    积分:1
  • 14 用PG12864LCD设计的指针式电子钟
    显示模拟时钟和数字时钟能看到指针在动可附加红外程序或者温度程序。(Display analog and digital clocks to see the pointer moving can be added to the infrared program or temperature program.)
    2019-05-31 08:31:32下载
    积分:1
  • pygcn-master
    说明:  图卷积神经网络,图神经网络的一种,通过提取特征来训练神经网络,实现网络嵌入(Graph Convolution Neural Network, a kind of Graph Neural Network, trains the Neural Network by extracting features to realize network embedding.)
    2020-06-15 22:50:02下载
    积分:1
  • mycode
    我的POJ上的代码,包括AC和一些未AC的,大约400多题(POJ on my code, including the AC and some non-AC, and more than 400 questions about)
    2009-05-10 13:12:54下载
    积分:1
  • 这是一款聚电视和收音为一体的微处理器 C++ 源代码,成果奉献,供广大的底层软件开发者学习和参考...
    这是一款聚电视和收音为一体的微处理器 C++ 源代码,成果奉献,供广大的底层软件开发者学习和参考-Poly television and radio combines the microprocessor C source code, the results of dedication, the bottom for the majority of software developers learning and reference
    2022-01-31 21:35:17下载
    积分:1
  • Digital_Communication(4th_EN)
    本书是数学通信领域的一本经典教材,通过对概率论及随机过程的复习,详细介绍了数字和模拟信源编码,数字调制信号和窄带信号与系统的特征、加性高斯白噪声中数字通信的调制和最佳调制与检测方法、基于最大似然准则的载波相位估计和定时同步的方法、不同信道模型的信道容量及随机编码、带限信道的信号设计、受到符号干扰恶化信号的解调与检测问题、自适应信道均衡、多信道与多载波调制、扩展频谱信号和系统、衰落信道上的数字通信。本书适合通信工程相关专业的高年级本科生、研究生及工程技术人员阅读。()
    2007-10-30 10:51:38下载
    积分:1
  • 高精度空间直角坐标系与大地坐标系转换公式
    说明:  经纬度转ECEF坐标公式 高精度 非迭代(The formula of latitude and longitude to ECEF coordinate)
    2019-11-02 15:55:31下载
    积分:1
  • 下载我+全部游戏下载列表
    包括各种热门游戏。其中有些已失效,可以随便看看,了解各种好玩的游戏,建议入正。(Including all kinds of popular games.)
    2020-06-20 23:20:02下载
    积分:1
  • Improved-CPF-method
    本软件进行了连续潮流法的改进,提高了连续潮流法的计算速度和收敛性,并利用改进后的方法对电力系统的电压稳定性进行了分析。(This software has been improved by continuous power flow method, which improves the calculation speed and convergence of the continuous power flow method, and the voltage stability of power system is analyzed by the improved method.)
    2016-11-07 15:41:48下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载