登录
首页 » Vivado » Xilinx_ZCU102_Evaluation_Kit-master

Xilinx_ZCU102_Evaluation_Kit-master

于 2020-06-17 发布 文件大小:1409KB
0 246
下载积分: 1 下载次数: 0

代码说明:

  Xilinx zcu102 开发板入门例子,可运行于vivado 2017.4 平台(Xilinx zcu102 development board introduction example, can run on vivado 2017.4 platform)

文件列表:

Xilinx_ZCU102_Evaluation_Kit-master, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\README.md, 83 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\gui_handlers.wdf, 4924 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\java_command_handlers.wdf, 2205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\project.wpc, 117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis.wdf, 5361 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis_details.wdf, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\webtalk_pa.xml, 5428 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1\hw.xml, 772 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\runLed.lpr, 335 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_1.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_10.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_11.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_12.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_13.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_14.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_15.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_16.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_17.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_18.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_19.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_2.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_3.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_4.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_5.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_6.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_7.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_8.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_9.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.Vivado_Implementation.queue.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.begin.rst, 346 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.js, 7306 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.sh, 1623 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\gen_run.xml, 5996 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\htr.txt, 388 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\init_design.pb, 2823 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\opt_design.pb, 8725 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\place_design.pb, 13131 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\project.wdf, 3603 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\route_design.pb, 12652 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.bit, 26510893 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.dcp, 398401 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.tcl, 2279 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.vdi, 26718 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_10592.backup.vdi, 22810 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_12168.backup.vdi, 22707 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_2128.backup.vdi, 22805 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_3416.backup.vdi, 22705 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_8700.backup.vdi, 22841 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_9500.backup.vdi, 22809 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.pb, 30 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpt, 919 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpx, 1034 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_clock_utilization_routed.rpt, 26032 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_control_sets_placed.rpt, 3082 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpt, 1253 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpx, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpt, 1257 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpx, 98 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_io_placed.rpt, 394486 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpt, 13949 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpx, 20798 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_opt.dcp, 397052 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_placed.dcp, 431110 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpt, 9135 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpx, 46564 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_summary_routed.pb, 722 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.pb, 44 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.rpt, 588 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_routed.dcp, 444661 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpt, 7528 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpx, 11697 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.pb, 258 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.rpt, 10117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\rundef.js, 1170 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.bat, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.log, 26098 , 2018-09-18

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • unityProPID
    说明:  unitypro pid controller prog
    2020-04-07 03:01:52下载
    积分:1
  • 正弦波的VHDL代码,使用Xilinx logibox产生正弦波输出
    sine wave vhdl code that generates sine wave output using logibox in xilinx
    2022-08-14 12:51:09下载
    积分:1
  • 可通过正则表达式进行无限级别的批量文本内容替换
    可通过正则表达式进行无限级别的批量文本内容替换-Regular expressions can be an unlimited-level text batch replace
    2023-07-07 10:10:03下载
    积分:1
  • 人工势场法
    说明:  人工势场法程序代码,用matlab编写,简单易懂,可以设置障碍物信息,增益信息,障碍物影响距离。(the code,you can use it to set the obstale imformation ,the length and so on)
    2019-04-28 14:21:40下载
    积分:1
  • halcontest
    c++和halcon混合编程,编有MFC界面,单击界面按钮可获得相关齿轮参数。(C++ and Halcon mixed programming, compiled with MFC interface, click the interface button, you can get the relevant gear parameters.)
    2020-09-12 08:18:01下载
    积分:1
  • 太阳能水泵
    太阳能水泵(亦称光伏水泵),是当今世界上阳光丰富地区,尤其是缺电无电的边远地区最具吸引力的供水方式,利用随处可取、取之不竭的太阳能,系统全自动地日出而作,日落而歇,无需人员看管,维护工作量可降至最低,是理想的集经济性、可靠性和环保效益为一体的绿色能源系统。(Solar energy pumps (also known as photovoltaic pumps) are the most attractive way of water supply in sunny areas in the world, especially in remote areas where there is no electricity or electricity. By using the available and inexhaustible solar energy, the system can be fully automatic sunrise, sunset and rest, without human supervision, and maintenance workload can be minimized. It is an ideal green energy system integrating economy, reliability and environmental benefits.)
    2020-06-23 10:20:02下载
    积分:1
  • 心理测试程序:VB游戏源码
    心理测试程序:VB源码,算是一个娱乐性的小游戏源码吧,在游戏中,用户可以任意选择一个两位数,把十位和个位相加,然后用这个数减去相加得到的数,记着这个最后结果,然后看着相应的数字列表,单击“点这里”按钮,你就会发现,你最后得到的结果所对应的数字将显示出来,很神奇吧。
    2023-03-05 17:05:04下载
    积分:1
  • flies
    说明:  该文件为鸟撞分析的详细k文件,主要用于鸟撞分析作参考学习(used for bird-crash simulation)
    2020-07-01 15:40:01下载
    积分:1
  • GFDM
    说明:  5G-gFDM-Based-Modulations-master
    2020-08-01 01:28:58下载
    积分:1
  • Introduction of a book of ancient Chinese coins, which you can numismatic knowle...
    一个介绍中国古钱币的好书,通过它你可以对中国古钱币知识一览无遗,谢谢下载!-Introduction of a book of ancient Chinese coins, which you can numismatic knowledge of China glance Thank you to download!
    2022-03-09 20:58:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载