登录
首页 » Vivado » Xilinx_ZCU102_Evaluation_Kit-master

Xilinx_ZCU102_Evaluation_Kit-master

于 2020-06-17 发布 文件大小:1409KB
0 272
下载积分: 1 下载次数: 0
我要下载

代码说明：

  Xilinx zcu102 开发板入门例子，可运行于vivado 2017.4 平台(Xilinx zcu102 development board introduction example, can run on vivado 2017.4 platform)

文件列表：

Xilinx_ZCU102_Evaluation_Kit-master, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\README.md, 83 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\gui_handlers.wdf, 4924 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\java_command_handlers.wdf, 2205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\project.wpc, 117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis.wdf, 5361 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\synthesis_details.wdf, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.cache\wt\webtalk_pa.xml, 5428 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\hw_1\hw.xml, 772 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.hw\runLed.lpr, 335 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_1.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_10.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_11.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_12.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_13.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_14.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_15.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_16.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_17.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_18.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_19.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_2.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_3.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_4.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_5.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_6.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_7.xml, 205 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_8.xml, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\.jobs\vrs_config_9.xml, 226 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.Vivado_Implementation.queue.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.init_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.opt_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.place_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.route_design.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.begin.rst, 346 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.vivado.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.begin.rst, 174 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\.write_bitstream.end.rst, 0 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.js, 7306 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\ISEWrap.sh, 1623 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\gen_run.xml, 5996 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\htr.txt, 388 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\init_design.pb, 2823 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\opt_design.pb, 8725 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\place_design.pb, 13131 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\project.wdf, 3603 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\route_design.pb, 12652 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.bit, 26510893 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.dcp, 398401 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.tcl, 2279 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed.vdi, 26718 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_10592.backup.vdi, 22810 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_12168.backup.vdi, 22707 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_2128.backup.vdi, 22805 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_3416.backup.vdi, 22705 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_8700.backup.vdi, 22841 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_9500.backup.vdi, 22809 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.pb, 30 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpt, 919 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_bus_skew_routed.rpx, 1034 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_clock_utilization_routed.rpt, 26032 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_control_sets_placed.rpt, 3082 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpt, 1253 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_opted.rpx, 97 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.pb, 37 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpt, 1257 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_drc_routed.rpx, 98 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_io_placed.rpt, 394486 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpt, 13949 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_methodology_drc_routed.rpx, 20798 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_opt.dcp, 397052 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_placed.dcp, 431110 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpt, 9135 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_routed.rpx, 46564 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_power_summary_routed.pb, 722 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.pb, 44 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_route_status.rpt, 588 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_routed.dcp, 444661 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.pb, 52 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpt, 7528 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_timing_summary_routed.rpx, 11697 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.pb, 258 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runLed_utilization_placed.rpt, 10117 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\rundef.js, 1170 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.bat, 219 , 2018-09-18
Xilinx_ZCU102_Evaluation_Kit-master\runLed\runLed.runs\impl_1\runme.log, 26098 , 2018-09-18

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

  • UWB信号增加20DBm的PA板原理图和PCB (2)
    uwb的pcb板 实际用处很多 可以自己看(filkdshjfisadjflajdlksajoiashfwoaefjneswjfseklefswfwsfsdffsdfadassfsd)
    2020-06-30 08:40:01下载
    积分：1
  • 1
    说明：  稳健自适应波束形成，Wiley出版社，是一本有关MVDR波束形成稳健性分析的好书。(The latest research and developments in robust adaptive beamforming Recent work has made great strides toward devising robust adaptive beamformers that vastly improve signal strength against background noise and directional interference. This dynamic technology has diverse applications, including radar, sonar, acoustics, astronomy, seismology, communications, and medical imaging. There are also exciting emerging applications such as smart antennas for wireless communications, handheld ultrasound imaging systems, and directional hearing aids. Robust Adaptive Beamforming compiles the theories and work of leading researchers investigating various approaches in one comprehensive volume. Unlike previous efforts, these pioneering studies are based on theories that use an uncertainty set of the array steering vector. The researchers define their theories, explain their methodologies, and present their conclusions. Methods presented include: Coupling the standard Capon beamformers with a spher)
    2009-07-21 16:49:18下载
    积分：1
  • Excel
    说明：  封装的excle读写类，转换对象为System.Data.DataTable(Encapsulated excle read-write class, converting object to System.Data.DataTable)
    2020-06-23 15:54:35下载
    积分：1
  • 易语言开源恶搞软件，出现两选框，但让你的朋友只能点选喜欢你按钮...
    易语言开源恶搞软件，出现两选框，但让你的朋友只能点选喜欢你按钮-Yi language恶搞open source software, there two marquee, but let your friends like you can click the button
    2022-02-02 14:20:54下载
    积分：1
  • road_7
    三角级数法求路面时域模型，并应用pwelch方法求其功率谱密度，与标准路面功率谱密度进行对比(Trigonometric series method is used to solve the time domain model of pavement, and the power spectral density of pavement is calculated by pwelch method, which is compared with the standard pavement power spectral density.)
    2018-11-24 20:26:16下载
    积分：1
  • 一个自己关于图像分析的作业题 该程序已经调试完毕 图像结果清晰明了...
    一个自己关于图像分析的作业题 该程序已经调试完毕 图像结果清晰明了-An image analysis on the operation of their own title, the program has finished debugging the results of the clarity of the image
    2022-01-28 23:52:31下载
    积分：1
  • Chapter02
    说明：  《PyQt5快速开发与实战》 第二章节 程序(PyQt5 Rapid Development and Practice Chapter 2 Procedure)
    2019-07-28 21:30:14下载
    积分：1
  • WPE PRO IND
    说明：  WPE PRO UNDETECTED DOWNLOAD
    2020-03-08 07:37:45下载
    积分：1
  • 下拉框美化插件
    下拉框美化插件是一款带图标的5种主题方形s拉框选择美化样式代(Drop-down Beautification Plug-in is an icon with five theme square S-box selection beautification style generation)
    2019-03-29 08:24:11下载
    积分：1
  • AMT_simulink_model
    自动变速箱模型使用simulink创建，适合新手了解(The automatic transmission model is created using simulink and is suitable for novices.)
    2021-04-25 09:38:46下载
    积分：1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载

热门标签

Visual C++ matlab C/C++ Java Others Unix_Linux EasyLanguage易语言 Visual Basic C# PDF C++ Delphi VHDL ASP WINDOWS
热门下载

Copyright© 2019-2026 | Powered by Imdn | 浙ICP备16007336号 | IMDN交流 | 联系客服（QQ：3324461878）

本网站资源收集自网络及网站用户上传，若有侵权请邮件至（3324461878@qq.com），核实后我们会在24小时内删除，谢谢！